Signetics

mos and bipolar RAMS





BIPOLAR RAM CONTENTS	Page	2
MOS RAM CONTENTS	Page	3
ECL RAM CONTENTS	Page	4
BIPOLAR SPECIAL MEMORY CONTENTS	Page	4
ROM/PROM SELECTION GUIDE	.Page	76
MOS SHIFT REGISTER SELECTION GUIDE	Page	98

Copyright 1975

SIGNETICS CORPORATION

Signetics Corporation reserves the right to make changes in the products contained in this book in order to improve design or performance and to supply the best possible product.

Signetics Corporation assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement.



BIPOLAR TTL Commercial (0°C to +70[C)

Type No.	Function	Max. Access	Page
N82S25	16x4 Scratch Pad	50 ns	5
N3101A	16x4 Scratch Pad	35 ns	9
N82S16	256x1 Tri-State RAM	50 ns	13
N82S17	256x1 Open Collector RAM	50 ns	13
N82S116	256x1 Tri-State RAM	40 ns	17
N82S116	256x1 Tri-State RAM	40 ns	17
N82S117	256x1 Open Collector RAM	40 ns	17
N74S200/201	256x1 Tri-State RAM	50 ns	21
N74S301	256x1 Open Collector RAM	50 ns	21
N82S09	64x9 Buffer RAM	50 ns	25
N82S10	1024x1 Tri-State RAM	45 ns	27
N82S11	1024x1 Open Collector RAM	45 ns	27

Military (-55°C to +125°C)

Type No.	Function	Max. Access	Page
S82S25	16x4 Scratch Pad	60 ns	5
S3101A	16x4 Scratch Pad	50 ns	9
S82S16	256x1 Tri-State RAM	70 ns	13
S82S17	256x1 Open Collector RAM	70 ns	13
S54S200/201	256x1 Tri-State RAM	70 ns	21
S54S301	256x1 Open Collector RAM	70 ns	21
S82S10	1024x1 Tri-State RAM	70 ns	27
S82S11	1024x1 Open Collector RAM	70 ns	27



MOS Commercial (0°C to +70°C)

Type No.	Function	Max. Access	Page
2501	P-Channel 256x1 Dynamic	1000 ns	31
25L01	P-Channel 256x1 Dynamic	1000 ns	37
1103	P-Channel 1024x1 Dynamic	300 ns	41
1103-1	P-Channel 1024x1 Dynamic	150 ns	47
2102	N-Channel 1024x1 Static	1000 ns	52
2102-1	N-Channel 1024x1 Static	500 ns	52
2102-2	N-Channel 1024x1 Static	650 ns	52
21F02	N-Channel 1024x1 Static	350 ns	59
21F02-2	N-Channel 1024x1 Static	250 ns	59
21F02-4	N-Channel 1024x1 Static	450 ns	59
21L02	N-Channel 1024x1 Static	1000 ns	56
21L02-1	N-Channel 1024x1 Static	500 ns	56
21L02-2	N-Channel 1024x1 Static	650 ns	56
21L02-3	N-Channel 1024x1 Static	400 ns	56
2606	N-Channel 256x4 Static	750 ns	64
2606-1	N-Channel 256x4 Static	500 ns	64
2604	N-Channel 4096x1 Dynamic	300 ns	69

Military (-55°C to +125°C)

Type No.	Function	Max. Access	Page
M2102-4	N-Channel 1024x1 Static	450 ns	62
M2102-6	N-Channel 1024x1 Static	650 ns	62



ECL Extended Commercial (-30°C to +85°C)

Type No.	Function	Max. Access	Page
10140	64x1 RAM	15 ns	77
10148	64x1 RAM	15 ns	77
10151	64x1 RAM	15 ns	77
10145	16x4 RAM	13 ns	80
10144	256x1 RAM	30 ns	84

BI-POLARY SPECIAL MEMORY CIRCUITS Commercial (0°C to +75°C)

Type No.	Function	Max. Access	Page
N8220	4x2 CAM	30 ns	88
N82S21	32x2 Write-While-Read RAM	50 ns	93
N82S12	8x4 Open Collector SAM	30 ns	96
N82S112	8x4 Tri-State SAM	30 ns	96

MOS SHIFT REGISTERS Selection Guide 98



64-BIT BIPOLAR SCRATCH PAD | 82S25

FEBRUARY 1975 DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S25 is a 64-bit, Schottky clamped TTL, Read-Write Random Access Memory ideal for use in scratch pad and high-speed buffer memory applications.

The 82S25 is a fully decoded memory array organized as 16 words of 4 bits each, with separate input and output lines. It features PNP inputs, one chip enable line, and open collector outputs for ease of memory expansion.

The outputs of the 82S25 assume a logic "1" state during write. This allows both memory inputs and outputs to share a common bus for minimizing interconnections, and more effective utilization of common I/O circuitry.

The 82S25 is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S25, B or F. For the military temperature range (-55°C to +125°C) specify S82S25. F only.


FEATURES

- ORGANIZATION 16 X 4
- ADDRESS ACCESS TIME: S82S25 - 60ns, MAXIMUM N82S25 - 50ns, MAXIMUM
- WRITE CYCLE TIME: S82S25 - 50ns, MAXIMUM N82S25 - 35ns, MAXIMUM
- POWER DISSIPATION 6.25mW/BIT, TYPICAL
- INPUT LOADING: \$82\$25 - (-150µA) MAXIMUM N82S25 - (-100µA) MAXIMUM
- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OPEN COLLECTOR OUTPUTS
- 16 PIN CERAMIC DIP

APPLICATIONS

SCRATCH PAD MEMORY **BUFFER MEMORY PUSH DOWN STACKS CONTROL STORE**


PIN CONFIGURATION



TRUTH TABLE

MODE	CE	WE	In	Ōn
Read	0	1	×	Complement of data stored
Write "0"	0	0	0	1
Write "1"	0	0	1	1
Disabled	1	х	Х	1

X = Don't care.



64-BIT BIPOLAR SCRATCH PAD MEMORY (16 X 4 RAM) = 82S25

ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RATING	UNIT
V _{cc}	Power Supply Voltage	+7	Vdc
V_{in}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage	+5.5	Vdc
TA	Operating Temperature Range (N82S25) (S82S25)	0° to +75° -55° to +125°	°c °c
T_{stg}	Storage Temperature Range	-65° to +150°	°c

ELECTRICAL CHARACTERISTICS $\begin{array}{ll} S82S25 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \ 4.5 V \leqslant V_{CC} \leqslant 5.5 V \\ N82S25 & 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \ 4.75 V \leqslant V_{CC} \leqslant 5.25 V \\ \end{array}$

		T	Ι	1	2 3	T	1	n 2	Τ	
	PARAMETER	TEST CONDITIONS						N82S25 ^{1,2,3}		UNIT
		1201 CONDITIONS	MIN	TYP8	MAX	MIN	TYP8	MAX	ONT	
1 _{IL}	"0" Input Current	V _{IN} = 0.45V		-10	- 150		-10	-100	μА	
l _{IH}	"1" Input Current	V _{IN} = 5.5V		ľ	25			10	μΑ	
VIL	"0" Level Input Voltage	V _{CC} = MIN			.80			.85	V	
V _{IH}	"1" Level Input Voltage	V _{CC} = MAX	2.0			2.0			V	
V _{IC}	Input Clamp Voltage	I _{IN} = -12mA, V _{CC} = MIN (Note 6)		-1.0	-1.5		-1.0	-1.5	v	
VOL	"O" Output Voltage	I _{OUT} = 16mA, V _{CC} = MIN (Notes 4, 5)		0.35	0.5		0.35	0.45	V	
CIN	Input Capacitance	V _{IH} = 2.0V, V _{CC} = 5.0V		5			5		pF	
Соит	Output Capacitance	$\frac{V_{OUT}}{CE} = 2.0V, V_{CC} = 5.0V,$		8			8		pF	
Icc	Power Supply Current	(Note 5)		80	120		80	105	mA	
lork	Output Leakage Current	CE = "1", V _{OUT} = 5.5V, V _{CC} = MIN		<1	100		<1.0	100	μА	


NOTES:

- 1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. Positive current is defined as into the terminal referenced.
- 3. Positive logic definition: "1" = HIGH \approx +5.0V; "0" = LOW \approx GRD.
- 4. Output sink current is supplied through a resistor to V_{CC}.
- 5. All sense outputs in "0" state.
- 6. Test each input one at a time.
- 7. To guarantee a WRITE into the slowest bit.
- 8. Typical values are at V_{CC} = +5.0V and T_A = +25°C.

$\begin{array}{lll} \textbf{SWITCHING CHARACTERISTICS} & S82S25 & -55^{\circ}\text{C} \leqslant T_{A} \leqslant +125^{\circ}\text{C}, \ 4.5\text{V} \leqslant \text{V}_{CC} \leqslant 5.5\text{V} \\ N82S25 & 0^{\circ}\text{C} \leqslant T_{A} \leqslant +75^{\circ}\text{C}, \ 4.75\text{V} \leqslant \text{V}_{CC} \leqslant 5.25\text{V} \\ \end{array}$


DADAMETER		TEAT ACMINITIONS	\$82\$25						
	PARAMETER	TEST CONDITIONS	MIN	TYP ⁸	MÀX	MIN	TYP ⁸	MAX	UNIT
Propaga	ation Delays								
T_{AA}	Address Access Time			35	60		35	50	ns
T_{CE}	Chip Enable Access Time			20	35		20	35	ns
T _{CD}	Chip Enable Output Disable Time			20	35		20	35	ns
T_{WD}	Write Enable to Output Disable Time			20	30		20	25	ns
TwR	Write Recovery Time			35	60		35	50	ns
Write S	et-up Times	$R_1 = 270\Omega$ $R_2 = 600\Omega$							
TWSA	Address to Write Enable	C _L = 30pF	10	-8		0	-8		ns
T_{WSD}	Data In to Write Enable		25	5		20	5		ns
T_{WSC}	CE to Write Enable		0	-5		0	-5		ns
Write F	lold Times								
TWHA	Address to Write Enable		10	0		5	0		ns
T _{WHD}	Data in to Write Enable		10	-3		5	-3		ns
Twhc	CE to Write Enable		5	0		5	0		ns
T _{WP}	Write Enable Pulse Width (Note 7)		30	18		30	18		ns

AC TEST LOAD AND WAVEFORMS




SWITCHING PARAMETERS MEASUREMENT INFORMATION


READ CYCLE



CHIP ENABLE/DISABLE TIMES



WRITE CYCLE



MEMORY TIMING DEFINITIONS

TwR	Delay between end of WRITE ENABLE pulse and
	when DATA OUTPUT becomes valid. (Assuming
1	ADDRESS still valid - not as shown.)

T_{CE} Delay between beginning of CHIP ENABLE low (with ADDRESS valid) and when DATA OUTPUT becomes valid.

T_{CD} Delay between when CHIP ENABLE becomes high and DATA OUTPUT is in off state.

TAA Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.

Twsc Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse. T_{WHD} Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.

TWP Width of WRITE ENABLE pulse.

T_{WSA} Required delay between beginning of valid ADD-RESS and beginning of WRITE ENABLE pulse.

T_{WSD} Required delay between beginning of valid DATA INPUT and end of WRITE ENABLE pulse.

T_{WD} Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT is in off state.

T_{WHC.} Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.

T_{WHA} Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.

64-BIT BIPOLAR SCRATCH PAD | 3101A MEMORY (16x4 RAM)

FEBRUARY 1975

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 3101A is a 64-bit, Schottky clamped TTL, Read-Write Random Access Memory ideal for use in scratch pad and high-speed buffer memory applications.

The 3101A is a fully decoded memory array organized as 16 words of 4 bits each, with separate input and output lines. It features PNP inputs, one chip enable line, and open collector outputs for ease of memory expansion.

The outputs of the 3101A assume a logic "1" state during write. This allows both memory inputs and outputs to share a common bus for minimizing interconnections. and more effective utilization of common I/O circuitry.

The 3101A is available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N3101A, B or F. For the military temperature range (-55°C to +125°C) specify S3101A, F only.

FEATURES

- ORGANIZATION 16 X 4
- ADDRESS ACCESS TIME:

S3101A - 50ns, MAXIMUM N3101A - 35ns, MAXIMUM

WRITE CYCLE TIME:

S3101A - 25ns, MAXIMUM N3101A - 25ns. MAXIMUM

- POWER DISSIPATION 6.25mW/BIT, TYPICAL
- INPUT LOADING:

 $$3101A - (-150\mu A) MAXIMUM$ N3101A - (-100µA) MAXIMUM

- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OPEN COLLECTOR OUTPUTS
- 16 PIN CERAMIC DIP

APPLICATIONS


SCRATCH TAD MEMORY

BUFFER MEMORY

PUSH DOWN STACKS

CONTROL STORE


PIN CONFIGURATION



TRUTH TABLE

MODE	CE	WE	IN	DN
READ	0	1	×	Complement of Data Stored
WRITE "0"	0	0	0	1
WRITE "1"	0	0	1	1
DISABLED	1	Х	Х	1

X = Don't care



SIGNETICS 64-BIT BIPOLAR SCRATCH PAD MEMORY = 3101A

ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RATING	UNIT
V _{cc}	Power Supply Voltage	+7	Vdc
V _{in}	Input Voltage	+5.5	Vdc
V _{ОН}	High Level Output Voltage	+5.5	Vdc
TA	Operating Temperature Range (N3101A) (S3101A)	0° to +75° -55° to +125°	°c °c
T _{stg}	Storage Temperature Range	−65° to +150°	°c

$\begin{array}{lll} \textbf{ELECTRICAL CHARACTERISTICS} & S3101A & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \, 4.5V \leqslant V_{CC} \leqslant 5.5V \\ & N3101A & 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, \, 4.75V \leqslant V_{CC} \leqslant 5.25V \\ \end{array}$

PARAMETER TEST COND		TEGT COMPLITIONS	s	3101A ^{1,2}	2,3	N3101A ^{1,2,3}			
		TEST CONDITIONS	MIN TYP8 MAX		MAX	MIN	TYP ⁸	MAX	UNIT
IIL	"0" Input Current	V _{IN} = 0.45V		-10	-150		-10	- 100	μΑ
I _{IH}	"1" Input Current	V _{IN} = 5.5V			25			10	μΑ
V_{IL}	"0" Level Input Voltage	V _{CC} = MIN			.80			.85	V
V_{IH}	"1" Level Input Voltage	V _{CC} = MAX	2.0			2.0			V
V_{IC}	Input Clamp Voltage	$I_{IN} = -12\text{mA}$, $V_{CC} = MIN$ (Note 6)					-1.0	-1.5	V
		I _{IN} = -18mA, V _{CC} = MIN (Note 6)		-0.8	-1.2				V
V _{OL}	"0" Output Voltage	$I_{OUT} = 16mA$, $V_{CC} = MIN$ (Notes 4, 5)		0.35	0.5		0.35	0.45	V
CIN	Input Capacitance	V_{IH} = 2.0V, V_{CC} = 5.0V		5			5		pF
C _{OUT}	Output Capacitance	$\frac{V_{OUT}}{CE} = 2.0V, V_{CC} = 5.0V,$		8			8		pF
Icc	Power Supply Current	(Note 5)		80	105		80	105	mA
I _{OLK}	Output Leakage Current	CE = "1", V _{OUT} = 5.5V,		<1	100		<1.0	100	μΑ
		$\frac{V_{CC}}{CE} = MIN$ $\frac{V_{CC}}{CE} = "1", V_{OUT} = 2.4V,$ $V_{CC} = MIN$		<1	40				μΑ


NOTES:

- 1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. Positive current is defined as into the terminal referenced.
- Positive current is defined as into the terminal referenced.
 Positive logic definition: "1" = HIGH ≈ +5.0V, "0" = LOW ≈ GRD.
- 4. Output sink current is supplied through a resistor to V_{CC}.
- 5. All sense outputs in "0" state.
- 6. Test each input one at a time.
- 7. To guarantee a WRITE into the slowest bit.
- 8. Typical values are at V_{CC} = +5.0V and T_A = +25° C.

$\begin{array}{ll} \textbf{SWITCHING CHARACTERISTICS} & \text{S3101A} & -55^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant +125^{\circ}\text{C}, \ 4.5\text{V} \leqslant \text{V}_{CC} \leqslant 5.5\text{V} \\ \text{N3101A} & 0^{\circ}\text{C} \leqslant \text{T}_{A} \leqslant +75^{\circ}\text{C}, \ 4.75\text{V} \leqslant \text{V}_{CC} \leqslant 5.25\text{V} \\ \end{array}$


	PARAMETER	TEST COMPLETIONS		S3101A			N3101A		
	PANAIVIETEN	TEST CONDITIONS	MIN		MAX	MIN	TYP ⁸	MAX	UNIT
Propaga	tion Delays								
TAA	Address Access Time			25	50	10		35	ns
T _{CE}	Chip Enable Access Time			12	25	5		17	ns
TCD	Chip Enable Output Disable Time			12	25	5		17	ns
T _{WD}	Write Enable to Output Disable Time			15	25			20	ns
TWR	Write Recovery Time	$R_1 = 270\Omega$		22	40			35	ns
Write Se	et-up Times	$R_2 = 600\Omega$							The state of the s
TWSA	Address to Write Enable	C _L = 30pF	0			0	-8		ns
Twsp	Data In to Write Enable		25			20	5		ns
Twsc	CE to Write Enable		0			0	-5		ns
Write H	old Times								
TWHA	Address to Write Enable		0			0			ns
TWHD	Data In to Write Enable		0			. 0	-3		ns
T _{WHC}	CE to Write Enable		0			0			ns
TWP	Write Enable Pulse Width (Note 7)		25	18		25	18		ns

AC TEST LOAD AND WAVEFORMS



SWITCHING PARAMETERS MEASUREMENT INFORMATION

SWITCHING FANAMETERS MEASUREMENT INFORMATIO




CHIP ENABLE/DISABLE TIMES



WRITE CYCLE

READ CYCLE



MEMORY TIMING DEFINITIONS

T_{WR}	Delay between end of WRITE ENABLE pulse and						
	when DATA OUTPUT becomes valid, (Assuming						
	ADDRESS still valid—not as shown.)						
T	Delay between beginning of CHIP ENARIE IOW						

T_{CE} Delay between beginning of CHIP ENABLE low (with ADDRESS valid) and when DATA OUTPUT becomes valid.

 ${\sf T}_{\sf CD}$ Delay between when CHIP ENABLE becomes high and DATA OUTPUT is in off state.

T_{AA} Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.

Twsc Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.

T_{WHD} Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.

TWP Width of WRITE ENABLE pulse.

T_{WSA} Required delay between beginning of valid ADD-RESS and beginning of WRITE ENABLE pulse.

T_{WSD} Required delay between beginning of valid DATA INPUT and end of WRITE ENABLE pulse.

T_{WD} Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT is in off state.

T_{WHC} Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.

T_{WHA} Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.



256-BIT BIPOLAR RAM (256x1 RAM) | 82516 (82S16 TRI-STATE) (82S17 OPEN COLLECTOR)

FEBRUARY 1975

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S16 and 82S17 are Schottky clamped TTL, read/ write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state output options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, 3 chip enable inputs and PNP input transistors which reduce input loading to 25 µA for a "1" level, and $-250\mu A$ (S82S16/17) or $-100\mu A$ (N82S16/17) for a "0" level.

During WRITE operation, the logical state of the output of both devices follows the complement of the data input being written. This feature allows faster execution of WRITE-READ cycles, enhancing the performance of systems utilizing indirect addressing modes, and/or requiring immediate verification following a WRITE cycle.

Both devices have fast read access and write cycle times, and thus are ideally suited in high-speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both 82S16 and 82S17 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S16/17, B or F. For the military temperature range (-55°C to +125°C) specify S82S16/17. F only.


FEATURES

- ORGANIZATION 256 X 1
- ADDRESS ACCESS TIME: S82S16, S82S17 - 70ns, MAXIMUM N82S16, N82S17 - 50ns, MAXIMUM
- WRITE CYCLE TIME: \$82\$16, \$82\$17 - 70ns, MAXIMUM N82S16, N82S17 - 55ns, MAXIMUM
- POWER DISSIPATION 1.5mW/BIT TYPICAL
- INPUT LOADING: \$82\$16, \$82\$17 - (-250µA) MAXIMUM N82S16, N82S17 - (-100µA) MAXIMUM
- OUTPUT FOLLOWS COMPLEMENT OF DATA INPUT **DURING WRITE**
- ON-CHIP ADDRESS DECODING
- 16 PIN CERAMIC DIP
- OUTPUT OPTION: TRI-STATE _ 82S16 **OPEN COLLECTOR - 82S17**

APPLICATIONS

BUFFER MEMORY WRITABLE CONTROL STORE **MEMORY MAPPING** PUSH DOWN STACK **SCRATCH PAD**


PIN CONFIGURATION



TRUTH TABLE

				DO	UT						
MODE	CE*	WE	DIN	82S16	82S17						
READ	0	1	Х	STORED DATA	STORED. DATA						
WRITE "0"	0	0	0	1	1						
WRITE "1"	0	0	. 1	0	0						
DISABLED	1	Х	Х	High-Z	1						

^{*&}quot;0" = All CE inputs low; "1" = one or more CE inputs high.



X = Don't care

SIGNETICS 256-BIT BIPOLAR RAM (256 X 1 RAM) = 82S16, 82S17

ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
V _{cc}	Power Supply Voltage	+7	Vdc
VIN	Input Voitage	+5.5	Vdc
Vou	T High Level Output Voltage (82S17)	+5.5	Vdc
v _o	Off-State Output Voltage (82S16)	+5.5	Vdc
TA	Operating Temperature Range S82S16/17 N82S16/17	-55° to +125° 0° to +75°	°C °C
T _{stg}	Storage Temperature Range	-65° to +150°	°C

$\begin{array}{ll} \textbf{ELECTRICAL CHARACTERISTICS} & S82S16/17 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, 4.5V \leqslant V_{CC} \leqslant 5.5V \\ N82S16/17 & 0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C, 4.75V \leqslant V_{CC} \leqslant 5.25V \\ \end{array}$

	PARAMETER	TEST CONDITIONS	N8	32S16/	17	SE	32S16/	17	UNIT	NOTES
	PARAMETER	TEST CONDITIONS		TYP ²	MAX	MIN	TYP ²	MAX	UNII	NOTES
V _{IH}	High-Level Input Voltage	V _{CC} = MAX	2.0			2.0			V	1
VIL	Low-Level Input Voltage	V _{CC} = MIN			0.85			0.8	V	1
V _{IC}	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -12mA		- 1.0	-1.5		-1.0	-1.5	V	1, 8
V _{ОН}	High-Level Output Voltage (82S16)	V _{CC} = MIN, I _{OH} = -3.2mA	2.6			2.4			٧	1, 6
VOL	Low-Level Output Voltage	V _{CC} = MIN, i _{OL} = 16mA		0.35	0.45		0.35	0.5	٧	1, 7
lork	Output Leakage Current (82S17)	V _{OUT} = 5.5V		1	40		1	40	μΑ	5
I _{O(OFF)}	Hi-Z State Output	V _{OUT} = 5.5V		1	40		1	50	μΑ	5
	Current (82S16)	V _{OUT} = 0.45V		-1	-40		-1	-50	μΑ	5
Чн	High-Level Input Current	V _{CC} = MAX, V _{IN} = 5.5V		1	25		1	25	μΑ	8
l _{IL}	Low-Level Input Current	V _{CC} = MAX, V _{IN} = 0.45V		-10	-100		-10	-250	μΑ	8
los	Short-Circuit Output Current (82S16)	V _{CC} = MAX, V _O = 0V	~20		-70	-20		-70	mA	3
Icc	V _{CC} Supply Current	V _{CC} = MAX		80	115		80	120	mA	4
	(82S16/17) V _{CC} Supply Current (82S16/17)	$V_{CC} = MAX, T_A = +125^{\circ}C$						99	mA	4
CIN	Input Capacitance	V _{IN} = 2.0V		5			5		pF	
Cout	Output Capacitance	V _{OUT} = 2.0V		8			8		pF	

NOTES:


- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at V_{CC} = 5V, T_A = +25°C.
- 3. Duration of the short-circuit should not exceed one second.
- 4. I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- 5. Measured with VIH applied to CE1, CE2 and CE3.
- 6. Measured with a logic "0" stored and V_{1L} applied to $\overline{CE_1}$, $\overline{CE_2}$ and $\overline{CE_3}$.
- 7. Measured with a logic "1" stored. Output sink current is supplied through a resistor to VCC.
- 8. Test each input one at the time.

SWITCHING CHARACTERISTICS

S82S16/17 -55° C \leq T_A \leq +125 $^{\circ}$ C, 4.5V \leq V_{CC} \leq 5.5V N82S16/17 0° C \leq T_A \leq +75 $^{\circ}$ C, 4.75V \leq V_{CC} \leq 5.25V

	2.2		9	S82S16/17		N	82S16/1	7	
	PARAMETER	TEST CONDITIONS	MIN TYP		MAX	MIN	TYP1	MAX	UNIT
Propaga	ation Delay								
TAA	Address Access Time			40	70		40	50	ns
T _{CE}	Chip Enable Access Time	$R_1 = 270\Omega$		30	40		30	40	ns
T _{CD}	Chip Enable Output Disable Time	$R_2 = 600\Omega$ $C_L = 30pF$		30	40		30	40	ns
T_{WD}	Write Enable to Output Valid Time			30	55		30	40	ns
Write S	et-up Times			•	•				•
Twsa	Address to Write Enable	$R_1 = 270\Omega$	20	5		20	5		ns
T_{WSD}	Data In to Write Enable	$R_2 = 600\Omega$	50	40		40	30		ns
T_{WSC}	CE to Write Enable	C _L = 30pF	10	0		10	0		ns
Write H	lold Times					*	•		
TWHA	Address to Write Enable	$R_1 = 270\Omega$	10	0		5	0		ns
TWHD	Data In to Write Enable	$R_2 = 600\Omega$	10	0		5	0		ns
TWHC	CE to Write Enable	C _L = 30pF	10	0		5	0		ns
T _{WP}	Write Enable Pulse Width	Note 2	40	20		30	15		ns


AC TEST LOAD




- Typical values are at V_{CC} = +5.0V, and T_A = +25°C.
 Minimum required to guarantee a WRITE into the slowest bit.

SWITCHING PARAMETERS MEASUREMENT INFORMATION






CHIP ENABLE/DISABLE TIMES



WRITE CYCLE



MEMORY TIMING DEFINITIONS

TCE	Delay between beginning of CHIP ENABLE low
	(with ADDRESS valid) and when DATA OUTPUT
	becomes valid

T_{CD} Delay between when CHIP ENABLE becomes high and DATA OUTPUT is in off state.

TAA Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.

TWSC Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.

T_{WHD} Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.

TWP Width of WRITE ENABLE pulse.

T_{WSA} Required delay between beginning of valid ADD-RESS and beginning of WRITE ENABLE pulse.

T_{WSD} Required delay between beginning of valid DATA INPUT and end of WRITE ENABLE pulse.

TwD Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT reflects complement of DATA INPUT.

T_{WHC} Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.

T_{WHA} Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.



256-BIT BIPOLAR RAM (256x1 RAM) | 825116 (82S116 TRI-STATE) (82S117 OPEN COLLECTOR)

FEBRUARY 1975 DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S116 and 82S117 are Schottky clamped TTL, read/write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state output options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, 3 chip enable inputs and PNP input transistors which reduce input loading to $25\mu A$ for a "1" level, and - $100\mu A$ for a "0" level.

During WRITE operation, the logical state of the output of both devices follows the complement of the data input being written. This feature allows faster execution of WRITE-READ cycles, enhancing the performance of systems utilizing indirect addressing modes, and/or requiring immediate verification following a WRITE cycle.

Both devices have fast read access and write cycle times, and thus are ideally suited in high-speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both 82S116 and 82S117 devices are available in the commercial temperature range. For the commercial temperature range, (0°C to +75°C) specify N82S116/117, B or F.


FEATURES

- ORGANIZATION 256 X 1
- ADDRESS ACCESS TIME 40ns, MAXIMUM
- WRITE CYCLE TIME 25ns, MAXIMUM
- POWER DISSIPATION 1.5mW/BIT TYPICAL
- INPUT LOADING (-100µA) MAXIMUM
- **OUTPUT FOLLOWS COMPLEMENT OF DATA INPUT DURING WRITE**
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION: TRI-STATE - 82S116 **OPEN COLLECTOR - 82S117**
- 16 PIN CERAMIC DIP

APPLICATIONS

BUFFER MEMORY WRITABLE CONTROL STORE MEMORY MAPPING PUSH DOWN STACK SCRATCH PAD


PIN CONFIGURATION



TRUTH TABLE

				DO	UT					
MODE	CE*	WE	DIN	82\$116	82S117					
READ	0	1	х	STORED DATA	STORED DATA					
WRITE "0"	0	0	0	1	1					
WRITE "1"	0	0	1	0	0					
DISABLED	1	Х	Х	High-Z	1					

^{*&}quot;0" = All CE inputs low; "1" = one or more CE inputs high. X = Don't care



SIGNETICS 256-BIT BIPOLAR RAM (256 X 1 RAM) ■ 82S116, 82S117

ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC} Power Supply Voltage	+7	Vdc
V _{IN} Input Voltage	+5.5	Vdc
V _{OUT} High Level Output Voltage (82S117) +5.5	Vdc
V _O Off-State Output Voltage (82S116)	+5.5	Vdc
T _A Operating Temperature Range	0° to +75°	°c
T _{stg} Storage Temperature Range	-65° to +150°	°c

ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_{A} \le 75^{\circ}C$, 4.75 $V \le V_{CC} \le 5.25V$

	DADAMETED	TEST CON	DITIONS		LIMIT	S	UNIT	NOTES
	PARAMETER	TEST CON	DITIONS	MIN	TYP ²	MAX	UNII	NOTES
V _{IH}	High-Level Input Voltage	V _{CC} = 5.25V		2.0			V	
V_{IL}	Low-Level Input Voltage	V _{CC} = 4.75V				0.85	V	1
V_{IC}	Input Clamp Voltage	V _{CC} = 4.75V, I	_{IN} = 12 mA		- 1.0	- 1.5	V	1,8
V _{OH}	High-Level Output Voltage (82S116)	V _{CC} = 4.75V, I	_{OH} = -3.2 mA	2.6			V	1,6
VOL	Low-Level Output Voltage	V _{CC} = 4.75V, I	_{OL} = 16 mA		0.35	0.45	V	1,7
IOLK	Output Leakage Current (82S117)	V _{OUT} = 5.5V			1	40	μА	5
l _{O(OFF)}	HI-Z State Output Current	V _{OUT} = 5.5V			1	40	μΑ	5
	(82S116)	V _{OUT} = 0.45V			- 1	-40	μΑ	5
LiH	High-Level Input Current	V _{CC} = 5.25V, V	' _{IN} = 5.5V		1	25	μΑ	8
HL	Low-Level Input Current	V _{CC} = 5.25V, V	1N = 0.45V		-10	- 100	μΑ	8
los	Short-Circuit Output Current (82S116)	V _{CC} = 5.25V, V	′ _O = 0V	-20		-70	mA	3
Icc	V _{CC} Supply Current (82S116)	V _{CC} = 5.25V			80	115	mA	4
	V _{CC} Supply Current (82S117)	V _{CC} = 5.25V			80	115	mA	4
CIN	Input Capacitance	V _{IN} = 2.0V	\/ - F 0\/		5		pF	
C _{OUT}	Output Capacitance	V _{OUT} = 2.0V	V _{CC} = 5.0V		8		ρF	


NOTES

- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25$ C.
- 3. Duration of the short circuit should not exceed one second.
- 4. I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- 5. Measured with VIH applied to CE1, CE2 and CE3.
- 6. Measured with a logic "0" stored and VIL applied to CE1, CE2 and CE3.
- 7. Measured with a logic "1" stored. Output sink current is supplied through a resistor to VCC.
- 8. Test each input one at the time.

SWITCHING CHARACTERISTICS $0^{\circ}C \leqslant T_{A} \leqslant +75^{\circ}C$, $4.75V \leqslant V_{CC} \leqslant 5.25V$

	242445752	TEST CONDITIONS		LIMITS		LINIT	NOTE
	PARAMETER	TEST CONDITIONS	MIN	TYP ¹	MAX	UNIT	NOIL
Propaga	tion Delays						
TAA	Address Access Time			30	40	ns	
T _{CE}	Chip Enable Access Time	$R_1 = 270\Omega$		15	25	ns	
T _{CD}	Chip Enable Output Disable Time	$R_2 = 600\Omega$		15	25	ns	,
T _{WD}	Write Enable to Output Disable Time	C _L = 30pF		30	40	ns	
Write S	Write Set-up Times						
Twsa	Address to Write Enable		0	-5		ns	
TwsD	Data In to Write Enable		25	15		ns	
Twsc	CE to Write Enable		0	-5		ns	
Write H	old Times						
T _{WHA}	Address to Write Enable		0	-5		ns	
TWHD	Data In to Write Enable		0	-5		ns	
T _{WHC}	CE to Write Enable		0	-5		ns	
T _{WP}	Write Enable Pulse Width		25	15		ns	2

AC TEST LOAD




NOTES


- 1. Typical values are at V_{CC} = +5.0V, and T_A = +25 °C.
- 2. Minimum required to guarantee a WRITE into the slowest bit.

SWITCHING PARAMETERS MEASUREMENT INFORMATION


READ CYCLE



CHIP ENABLE/DISABLE TIMES



WRITE CYCLE



MEMORY TIMING DEFINITIONS

T_{CE}	Delay between beginning of CHIP ENABLE low
	(with ADDRESS valid) and when DATA OUTPUT
	becomes valid.

T_{CD} Delay between when CHIP ENABLE becomes high and DATA OUTPUT is in off state.

TAA Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid.

T_{WSC} Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse.

T_{WHD} Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.

TWP Width of WRITE ENABLE pulse.

Twsa Required delay between beginning of valid ADD-RESS and beginning of WRITE ENABLE pulse.

Twsp Required delay between beginning of valid DATA INPUT and end of WRITE ENABLE pulse.

TwD Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT reflects complement of DATA INPUT.

T_{WHC} Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.

T_{WHA} Required delay between end of WRITE ENABLE pulse and end of valid ADDRESS.



TTL 256x1 RAM (54/74S200/201 TRI-STATE) | 54/74S200 (54/74S301 OPEN COLLECTOR) 54/74S201

54/74\$301

FEBRUARY 1975

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 54/74S200/201 and 54/74S301 are Schottky clamped TTL, read/write memory arrays organized as 256 words of one bit each. They feature either open collector or tri-state outputs options for optimization of word expansion in bussed organizations. Memory expansion is further enhanced by full on-chip address decoding, three chip enable inputs and PNP input transistors which reduce input loading to $25\mu A$ for a "1" level and $-250\mu A$ (S54S200/201/301) or $-100\mu A$ (N74S200/201/301) for a "0" level.

The additional feature of output blanking during write (Do terminal "H" or "Hi-Z" state) permits Do and DINI terminals to share a common I/O line to reduce system interconnections. Both devices have fast read access and write cycle times and thus are ideally suited in high speed memory applications such as "Cache", buffers, scratch pads, writable control stores, etc.

Both devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N74S200/201/301, B or F. For the military temperature range (-55°C to +125°C) specify \$54\$200/201/301, F only.

FEATURES

- ORGANIZATION 256 X 1
- ADDRESS ACCESS TIME: S54S200/201/301 - 70ns MAXIMUM N74S200/201/301 - 50 ns MAXIMUM
- WRITE CYCLE TIME:

S54S200/201/301 - 60ns MAXIMUM N74S200/201/301 - 50ns MAXIMUM

- POWER DISSIPATION 1.5mW/BIT TYPICAL
- INPUT LOADING:

\$54\$200/201/301 - (-250\(mu\text{A}\)) MAXIMUM N74S200/201/301 - (-100µA) MAXIMUM

- OUTPUT BLANKING DURING WRITE
- ON-CHIP ADDRESS DECODING
- OUTPUT OPTION:


SCRATCH PAD

TRI-STATE - 54/74S200/201 OPEN COLLECTOR - 54/74S301

16 PIN CERAMIC DIP

APPLICATIONS BUFFER MEMORY WRITABLE CONTROL STORE **MEMORY MAPPING** PUSH DOWN STACK


PIN CONFIGURATION



TRUTH TABLE

MODE	Œ*	WE	DIN	DO	DUT		
MODE	CL	***	DIN	54/74S301	54/74\$200/201		
READ	0	1	×	STORED DATA	STORED DATA		
WRITE "0"	0	0	0	1	High-Z		
WRITE "1"	0	0	1	1	High-Z		
DISABLED	1	Х	Х	1	High-Z		

^{*&}quot;0" = All CE inputs low; "1" = One or more CE inputs high. X = Don't care.



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
V _{CC}	Power Supply Voltage	+7	Vdc
V_{IN}	Input Voltage	+5.5	Vdc
V _{OUT}	High Level Output Voltage (54/74S301)	+5.5	Vdc
V _C	Off-State Output Voltage (54/74S200/201)	+5.5	Vdc
TA	Operating Temperature Range \$54\$200/201/301 N74\$200/201/301)	-55° to +125° 0° to +70°	°C °C
T_{stg}	Storage Temperature Range	-65° to $+150^{\circ}$	°C

ELECTRICAL CHARACTERISTICS

 $554S200/201/301 -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, 4.5V \leqslant V_{CC} \leqslant 5.5V$

N74S200/201/301 0° C \leq T_A \leq +70 $^{\circ}$ C, 4.75V \leq V_{CC} \leq 5.25V

	DADAMETED	TEST CONDITIONS	S54S	200/20	1/301	N74S	200/20	1/301		
	PARAMETER	TEST CONDITIONS	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT	NOTES
VIH	High Level Input Voltage	V _{CC} = MAX	2.0			2.0			V	1
V_{IL}	Low Level Input Voltage	V _{CC} = MIN			0.8			0.85	V	1
V_{IC}	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA		-0.8	-1.2		-0.8	-1.2	V	1, 8
V _{OH}	High Level Output Voltage (N74S200/201)	V _{CC} = MIN I _{OH} = -10.3mA				2.4			V	1, 6
V _{OH}	High Level Output Voltage (S54S200/201)	V _{CC} = MIN I _{OH} = -5.2mA	2.4						\ \	1, 6
V _{OL}	Low Level Output Voltage	V _{CC} = MIN I _{OL} ≈ 16mA		0.35	0.50		0.35	0.45	V	1, 7
I _{OLK}	Output Leakage Current	V _{CC} = MIN V _O = 2.4V		1	50		1	40	μA	5
	(54/74S301)	V _{IH} = 2V V _O = 5.5V		1	50		1	40	μΑ	5
I _{O(OFF)}	Hi-Z State Output Current	$V_{CC} = MAX V_O = 5.5V$		1	50		1	40	μA	5
	(54/74S200/201)	V _{1H} = 2V V _O = 0.4V		-1	-50		-1	-40	μΑ	5
l ₁	Input Current at V _{IN} MAX	V _{CC} = MAX, V _{IN} = 5.5V			1			1	mA	8
I _{IH}	High Level Input Current	$V_{CC} = MAX, V_{HH} = 2.7V$		1	25		1	25	μΑ	8
IIL	Low Level Input Current	$V_{CC} = MAX, V_{IL} = 0.45V$		-10	-250		-10	-100	μΑ	8
los	Short Circuit Output Current (54/74S200/201)	$V_{CC} = MAX$ $V_{O} = 0V$	-30		-100	-30		-100	mA	3
Icc	V _{CC} Supply Current (54/74S200/201/301)	V _{CC} = MAX		80	130		80	130	mA	4
	V _{CC} Supply Current (54S200/201/301)	$V_{CC} = MAX, T_A = +125^{\circ}C$			99				mA	4
C _{IN}	Input Capacitance	$V_{1N} = 2.0V, V_{CC} = 5.0V$		5			5		pF	
C _{OUT}	Output Capacitance	V _{OUT} = 2.0V, V _{CC} = 5.0V		8			8		pF	

NOTES:


- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$.
- 3. Duration of the short-circuit should not exceed one second.
- 4. ICC is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- 5. Measured with VIH applied to CE1, CE2 and CE3.
- 6. Measured with logic "0" stored, and VIL applied to CE1, CE2 and CE3.
- 7. Measured with a logic "1" stored. Output sink current is supplied through a resistor to V_{CC}.
- 8. Test each input one at the time.

 $\begin{tabular}{lll} \textbf{SWITCHING CHARACTERISTICS} & S54S301 & -55^{\circ}C \leqslant T_{A} \leqslant +125^{\circ}C, \ 4.5V \leqslant V_{CC} \leqslant 5.5V \\ N74S301 & 0^{\circ}C \leqslant T_{A} \leqslant +70^{\circ}C, \ 4.75V \leqslant V_{CC} \leqslant 5.25V \\ \end{tabular}$


		TEST CO	NDITIONS	5	554530	1	N	74530	1	UNIT	NOTES ¹
	PARAMETER		N74S301	MIN	TYP1	MAX	MIN	TYP1	MAX	UNIT	NOTES.
t _{PLH} t _{PHL}	Access Time From Address				40 40	70 70		40 40	50 50	ns ns	B, D, E B, D, E
t _{PHL}	Enable Time From Chip Enable	-				45			35	ns	C, D, E
^t PLH	Disable Time From Chip Enable					30			20	ns	C, D, E
t _{PLH}	Disable Time From Write Enable					40			30	ns	C, D, E
tsR	Sense-Recovery Time					50			40	ns	D
t _w	Width of Write Enable Pulse			50			40			ns	н
	Setup Time:										
	Address-to-Write Enable		D 2700	0			0			ns	
t _{setup}	Data-to-Write Enable	$R_{L1} = 270\Omega$ $R_{L2} = 1K\Omega$	$R_{L1} = 270\Omega$ $R_{L2} = 1K\Omega$	50			40			ns	
-setup	Chip Enable-to-Write Enable		C _L = 15pF	0			0			ns	D
	Hold Time:										D
	Address-From-Write Enable			10			10			ns	
thold	Data-From-Write Enable			10			10			ns	
-	Chip Enable-From- Write Enable			0			0			ns	

	DADAMETED	TEST CO	NDITIONS	S54	4S200/	201	N74	4S200/	201	UNIT	NOTES1
	PARAMETER	S54S200/201	N74S200/201	MIN	TYP1	MAX	MIN	TYP1	MAX	UNIT	NOTES.
t _{PLH}	Access Time From Address	R _L = 270Ω	R _L = 270Ω		40 40	70 70		40 40	50 50	ns ns	B, D, E B, D, E
t _{ZH} t _{ZL}	Enable Time From Chip Enable	C _L = 15pF	C _L = 15pF			45 45			35 35	ns ns	C, D, F, G C, D, F, G
t _{HZ} t _{LZ}	Disable Time From Chip Enable	$R_L = 270\Omega$ $R_L = 270\Omega$			30 30			20 20	ns ns	C, D, F, G C, D, F, G	
t _{HZ}	Disable Time From Write Enable	C _L = 5pF	C _L = 5pF			40 40			30 30	ns ns	D, G D, G
^t ZH ^t ZL	Sense-Recovery Time					50 50			40 40	ns ns	D, F D, F
t _w	Width of Write Enable Pulse			50			40		-	ns	н
	Setup Time:	1									
	Address to Write Enable		Landacing money energy	0			0			ns	
t _{setup}	Data-to-Write Enable	$R_L = 270\Omega$	$R_L = 270\Omega$ $R_L = 270\Omega$ $C_L = 15pF$	50			40			ns	
	Chip Enable-to- Write Enable	C _L = 15pF		0			0			ns	D
	Hold Time:										
	Address-From-Write Enable			10			10			ns	
t _{hold}	Data-From-Write Enable			10			10			ns	
	Chip Enable-From- Write Enable			0			0			ns	

SWITCHING PARAMETER MEASUREMENT INFORMATION



AC TEST LOAD



NOTES

- A. Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
- B. When measuring delay times from address inputs, the chip enable inputs are low and the write enable input is high.
- C. When measuring delay times from chip enable inputs, the address inputs are steady state and the write enable input is high.
- D. Input waveforms are supplied by pulse generators having the following characteristics: $t_r \leqslant 2.5$ ns, $t_f \leqslant 2.5$ ns, PRR $\leqslant 1$ MHz, and $Z_{OUT} \approx 50\Omega$.
- E. t_{PLH} propagation delay time, low to high level output, t_{PHL} propagation delay time, high-to-low-level output.
- F. tzH propagation delay time, hi Z to high-level output, tzL propagation delay time, hi Z to low-level output.
- G. tHZ propagation delay time, high-level to hi Z output, tLZ propagation delay time, low-level to hi Z output.
- H. Minimum required to guarantee a WRITE into the slowest bit.



PRELIMINARY SPECIFICATIONS

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION


The 82S09 is a 576 bit, TTL compatible, random access memory organized as 64 words by 9 bits per word. It is ideally suited for scratch pad, small buffer, and other applications where the number of words is limited and the number of bits per word is relatively large. The ninth bit provides a parity bit for 8 bits/word systems.

FEATURES


- 64 X 9 ORGANIZATION
- 30 nSEC TYPICAL ACCESS TIME
- 1.5 mW/BIT TYPICAL POWER DISSIPATION
- 100µA INPUT LOAD
- OPEN-COLLECTOR OUTPUT

APPLICATIONS

SCRATCH PAD **BUFFER MEMORIES**



PIN CONFIGURATION




OBJECTIVE ELECTRICAL CHARACTERISTICS $0 > T_A > 75^{\circ}C$, 4.75 $> V_{CC} > 5.25V$

		LIMITS				
CHARACTERISTIC	MIN.	TYP.	MAX.	UNITS	TEST CONDITION	
"O" Input Current			-100	μΑ	V _{IN} = 0.45V	
"I" Input Current			25	μΑ	V _{IN} = 5.25V	
Input Clamp Voltage			-1.2	Volts	I _{IN} = 18mA	
"O" Input (VIL)			0.85	Volts		
"I" Input (V _{IH})	2.0			Volts	**	
Output Leakage			40	μΑ	V _{OUT} = 5.5V	
"O" Output Voltage			0.5	Volts	V _{OUT} = 5.5V I _{OUT} = -6.4mA	
Power Supply Current		170	200	mA		


OBJECTIVE SWITCHING CHARACTERISTICS $0 \geqslant T_{\mbox{\scriptsize A}} \geqslant 75^{\circ}\mbox{\scriptsize C}, \, 4.75 \geqslant V_{\mbox{\scriptsize CC}} \geqslant 5.25\mbox{\scriptsize V}$

			LIMITS					
CHARACTER	CHARACTERISTIC		TYP.	MAX.	UNITS	TEST CONDITION		
Access Time								
Address to Output	: t ₁		35	50	nS			
CE to Output	t ₂		35	50	nS			
Write Pulse Width	t ₃	45			nS			
Write Access Time	t ₄		35	50	nS	Data Stable Prior		
Address/CE Set-Up	^t 5 ^{/t} 6	10			nS	to Write		
Address/CE Hold	t ₇ /t ₈	10			n \$			
Data Set-Up	t ₉	50			nS			
Data Hold	t ₁₀	5			nS			

TIMING DIAGRAM



TEST LOAD





1024x1 BIT BIPOLAR RAM | 82S10 OPEN COLLECTOR (82S10) TRI-STATE (8211)

FEBURARY 1975 DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S10/11 is a high speed 1024-bit random access memory organized as 1024 words X 1 bit. With a typical access time of 30ns, it is ideal for cache buffer applications and for systems requiring very high speed main memory.

Both the 82S10 and 82S11 require a single +5 volts power supply and feature very low current PNP input structures. They are fully TTL compatible, and include on-chip decoding and a chip enable input for ease of memory expansion. They feature either Open Collector or Tri-State outputs for optimization of word expansion in bussed organizations.

Both 82S10 and 82S11 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S10/11, I. For the military temperature range (-55°C to +125°C) specify S82S10/11, I.

FEATURES

- ORGANIZATION 1024 X 1
- ADDRESS ACCESS TIME: S82S10/11 - 70ns, MAXIMUM N82S10/11 - 45ns, MAXIMUM
- WRITE CYCLE TIME: \$82\$10/11 - 75ns, MAXIMUM N82S10/11 - 45ns, MAXIMUM
- POWER DISSIPATION 0.5mW/BIT, TYPICAL
- INPUT LOADING:

\$82\$10/11 - (-150µA) MAXIMUM $N82S10/11 - (-100\mu A) MAXIMUM$

- ON-CHIP ADDRESS DECODING
- OUTPUT OPTIONS:


82S10 - OPEN COLLECTOR 82S11 - TRI-STATE

- NON-INVERTING OUTPUT
- BLANKED OUTPUT DURING WRITE
- 16 PIN CERAMIC PACKAGE

APPLICATIONS

HIGH SPEED MAIN FRAME **CACHE MEMORY BUFFER STORAGE** WRITABLE CONTROL STORE


PIN CONFIGURATION



TRUTH TABLE

MODE	CE WE		DIN	DOUT			
				82S10	82511		
READ	0	1	Х	STORED	STORED		
				DATA	DATA		
WRITE "0"	0	0	0	1	High-Z		
WRITE "1"	0	0	1	1	High-Z		
DISABLED	1	X	Х	1	High-Z		

X = Don't care.



SIGNETICS 1024 X 1 BIT BIPOLAR RAM = 82S10/11

ABSOLUTE MAXIMUM RATINGS

	PARAMETER ¹	RATING	UNIT
Vcc	Power Supply Voltage	+7	Vdc
V _{in}	Input Voltage	+5.5	Vdc
V _{OH}	High Level Output Voltage (82S10)	+5.5	Vdc
Vo	Off-State Output Voltage (82S11)	+5.5	Vdc
TA	Operating Temperature Range (N82S10/11) (S82S10/11)	0	°c °c
T _{stg}	Storage Temperature Range	65° to +150°	°c

ELECTRICAL CHARACTERISTICS

S82S10/11 -55°C \leq T_A \leq +125°C, 4.5V \leq V_{CC} \leq 5.5 N82S10/11 0°C \leq T_A \leq +75°C, 4.75V \leq V_{CC} \leq 5.25

PARAMETER		TEST COMPLETIONS		S82S10/11			N82S10/11		
		TEST CONDITIONS	MIN	TYP ²	MAX	MIN	TYP ²	MAX	UNIT
VIL	Low Level Input Voltage	V _{CC} = MIN (Note 1)			.80			.85	٧
V_{1H}	High Level Input Voltage	V _{CC} = MAX (Note 1)	2.1			2.1			V
V_{IC}	Input Clamp Voltage	'v _{CC} = MIN, I _{IN} = - 12mA (Note 1, 7)		-1.0	-1.5		- 1.0	-1.5	V
V _{OL}	Low Level Output Voltage	V _{CC} = MIN, I _{OL} = 16mA (Note 1, 8)		0.35	0.50		0.35	0.45	V
V _{OH}	High Level Output Voltage (82S11)	V _{CC} = MIN, I _{OH} = -2mA (Note 1, 5)	2.4			2.4			٧
OLK	Output Leakage Current (82S10)	V _{CC} = MAX, V _{OUT} = 5.5V (Note 6)		1	60		1	40	μΑ
O(OFF)	Hi-Z State Output Current (82S11)	V _{CC} = MAX, V _{OUT} = 5.5V V _{CC} = MAX, V _{OUT} = 0.45V (Note 6)		- 1	100 - 100	:	- 1	60 - 60	μA μA
l _{IL}	Low Level Input Current	V _{IN} = 0.45V		~ 10	- 150		- 10	- 100	μΑ
l _{IH}	High Level Input Current	V _{IN} = 5.5V		1	40		1	25	μΑ
los	Short Circuit Output Current (82S11)	V _{CC} = MAX, V _{OUT} = 0V (Note 3)	- 20		- 100	-20		- 100	mA
Icc	V _{CC} Supply Current	$V_{CC} = MAX \text{ (Note 4)}$ $0 < T_A < 25^{\circ}C$ $T_A \ge 25^{\circ}C$ $T_A \le 0^{\circ}C$		120 95	155 130 170		120 95	155 130 170	mA mA mA
CIN	Input Capacitance	V _{CC} = 5.0V, V _{IN} = 2.0V		4			4		pF
c_{out}	Output Capacitance	V _{CC} = 5.0V, V _{OUT} = 2.0V		7			7		pF

NOTES


- 1. All voltage values are with respect to network ground terminal.
- 2. All typical values are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.
- 3. Duration of the short circuit should not exceed one second.
- 4. I_{CC} is measured with the write enable and memory enable inputs grounded, all other inputs at 4.5V, and the output open.
- 5. Measured with VIL applied to CE and a logic "1" stored.
- 6. Measured with VIH applied to CE.
- 7. Test each input one at the time.
- Measured with a logic "0" stored. Output sink current is supplied through a resistor to V_{CC}.
- The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm up. Typical thermal resistance values of the package at maximum temperature are:
 - φ_{JA} Junction to Ambient at 400 fpm air flow 50° C/Watt
 - ϕ_{JA} Junction to Ambient \sim still air \sim 90° C/Watt

 $[\]phi_{JA}$ Junction to Case $\sim 20^{\circ}\,\text{C/Watt}$

 $\begin{array}{lll} \textbf{SWITCHING CHARACTERISTICS}^3 & & 882S10/11 & -55^{\circ}\text{C} \leqslant T_{\textbf{A}} \leqslant +125^{\circ}\text{C}, \ 4.5\text{V} \leqslant \text{V}_{\text{CC}} \leqslant 5.5 \\ & & 882S10/11 & 0^{\circ}\text{C} \leqslant T_{\textbf{A}} \leqslant +75^{\circ}\text{C}, \ 4.75\text{V} \leqslant \text{V}_{\text{CC}} \leqslant 5.25 \\ \end{array}$

DARAMETER			\$82\$10/11			N82S10/11			Ī <u>-</u>
	PARAMETER	TEST CONDITIONS	MIN	TYP1	MAX	MIN	TYP	MAX	UNIT
Propaga	ation Delays							•	
TAA	Address Access Time			30	70		30	45	ns
T _{CE}	Chip Enable Access Time			15	45		15	30	ns
T _{CD}	Chip Enable Output Disable Time			15	45		15	30	ns
T_{WD}	Write Enable to Output Disable Time			20	45		20	30	ns
TWR	Write Recovery Time			20	45		20	30	ns
Write Set-up Times		C _L = 30pF							
Twsa	Address to Write Enable	$R_1 = 270\Omega$ $R_2 = 600\Omega$	15	0		5	0		ns
T_{WSD}	Data In to Write Enable	2	55	35		40	35		ns
T_{WSC}	CE to Write Enable		5	0		5	0		ns
Write Hold Times									
T _{WHA}	Address to Write Enable		10	0		5	0	-	ns
T _{WHD}	Data In to Write Enable		5	0		5	0		ns
T _{whc}	CE to Write Enable		5	0		5	0		ns
TWP	Write Enable Pulse Width (Note 2)		50	25		35	25		ns

AC TEST LOAD





NOTES


- 1. Typical values are at V_{CC} = +5.0V, and T_A = +25°C.
- Minimum required to guarantee a WRITE into the slowest bit.
- 3. The Operating Ambient Temperature Ranges are guaranteed with transverse air flow exceeding 400 linear feet per minute and a two minute warm-up. Typical thermal resistance values of the package at maximum temperature are:
 - $heta_{\sf JA}$ Junction to Ambient at 400 fpm air flow 50 $^{\circ}$ C/Watt
 - θ_{JA} Junction to Ambient still air 90° C/Watt
 - θ_{JA} Junction to Case 20° C/Watt

SWITCHING PARAMETERS MEASUREMENT INFORMATION


READ CYCLE







WRITE CYCLE



MEMORY TIMING DEFINITIONS

TWR Delay between end of WRITE ENABLE pulse and when DATA OUTPUT becomes valid. (Assuming ADDRESS still valid-not as shown.)

Delay between beginning of CHIP ENABLE low T_{CF} (with ADDRESS valid) and when DATA OUTPUT becomes valid.

Delay between when CHIP ENABLE becomes high T_{CD} and DATA OUTPUT is in off state.

 $\mathsf{T}_{\mathsf{A}\mathsf{A}}$ Delay between beginning of valid ADDRESS (with CHIP ENABLE low) and when DATA OUTPUT becomes valid, .

Twsc Required delay between beginning of valid CHIP ENABLE and beginning of WRITE ENABLE pulse. TWHD Required delay between end of WRITE ENABLE pulse and end of valid INPUT DATA.

Width of WRITE ENABLE pulse. T_{WP}

Required delay between beginning of valid ADD-TWSA RESS and beginning of WRITE ENABLE pulse.

Required delay between beginning of valid DATA T_{WSD} INPUT and end of WRITE ENABLE pulse.

Twn Delay between beginning of WRITE ENABLE pulse and when DATA OUTPUT is in off state.

Twhc Required delay between end of WRITE ENABLE pulse and end of CHIP ENABLE.

Required delay between end of WRITE ENABLE TWHA pulse and end of valid ADDRESS.

256×1 STATIC READ/WRITE | RANDOM ACCESS MEMORY |

2501

SILICON GATE MOS 2500 SERIES

DESCRIPTION

The Signetics 2500 Series 256 x 1 Randóm Access Memory employs enhancement mode P-channel MOS devices integrated on a single monolithic chip. It is fully decoded, permitting the use of a 16-pin dual in-line package. Complete static operation requires no clocking.

FEATURES

- FULLY DECODED ADDRESSES
- ACCESS TIME 1.0μs GUARANTEED
- POWER DISSIPATION: 1.6mW/BIT MAXIMUM
- STANDBY POWER DISSIPATION: 150µW/BIT
- DTL AND TTL COMPATIBLE
- CHIP SELECT AND OUTPUT WIRED-OR CAPABILITY
- STANDARD 16-PIN DIP
- P-MOS SILICON GATE TECHNOLOGY
- V_{CC} = +5V, V_{DD} = V_D = -9V

APPLICATIONS

SMALL BUFFER STORES
SMALL CORE MEMORY REPLACEMENT
BIPOLAR COMPATIBLE DATA STORAGE

SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

PROCESS TECHNOLOGY

The use of Signetics' unique Silicon Gate Low Threshold Process allows the design and production of higher performance MOS circuits and provides higher functional density on a chip than other MOS technologies.

BIPOLAR COMPATIBILITY

All inputs of the 2501 can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The data output buffers are capable of sinking a minimum of 1.6 mA, sufficient to drive one standard TTL load.

POWER DISSIPATION

The maximum power dissipation of 1.6mW/bit is required only during Read or Write. For standby operation, 150 μ W/bit is obtained by removing V_D and reducing V_D to -4.0V. Removal of V_D alone will cut power dissipation by a factor of 1.5.


SPECIAL FEATURE

The outputs of the 2501 are effectively open circuited when the device is not selected (logic 1 on chip select). This feature allows OR-Tying for memory expansion.

PART IDENTIFICATION TABLE

	TYPE	PACKAGE	OP. TEMP. RANGE
	2501B	16-pin Silicone DIP	0°C. to +70°C.
į	25011	16-pin Ceramic DIP	0°C. to +70 C.

PIN CONFIGURATION (Top View)



MAXIMUM GUARANTEED RATINGS (1)

Operating Temperature 0°C to $+70^{\circ}\text{C}$ Storage Temperature -65°C to $+150^{\circ}\text{C}$ All Input or Output Voltages with Respect to the Most Positive Supply Voltage, V_{CC} +0.3V to -20V Supply Voltages V_{DD} and V_D with Respect to V_{CC} -18V Power Dissipation at T_A = 70°C 640mW

 Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.

- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
- 3. All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- 5. All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- 7. Typical values are at +25°C and nominal supply voltages.
- V_{CC} tolerance is ±5%. Any variation in actual V_{CC} will be tracked directly by V_{IL}, V_{IH} and V_{OH} which are stated for a V_{CC} of exactly 5 volts.

NOTE: Special devices are available for operation at VDD = -7V, VD = -10V. Contact your Signetics Representative for details.

DC CHARACTERISTICS

NOTES:

 $(T_A = 0^{\circ}C \text{ to } 70^{\circ}C, V_{CC} = +5V \text{ (8)}, V_{DD} = V_D = .9V \pm 5\%$, unless otherwise specified. See notes below)

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Lt	Input Load Current (All Input Pins)		<1.0	500	nΑ	V _{IN} = 0.0V; T _A = +25°C
I _{LO} Output Leakage Current			<1.0	1000	nA	VOUT = 0.0V, Chip Select Input = +3.3V, T _A = +25°C
ממ ^ו	Power Supply Current, V _{DD}		13.0	18	mA	T _A = +25°C, V _{DD} = V _D = -9V
ΙD	Power Supply Current, V _D		8.5	12	mA	I _{OL} = 0.0mA T _A = +25°C V _{DD} = V _D = -9V
VIL	Input "Low" Voltage	-12		V _{CC} -4.5	٧	
VIH	Input "High" Voltage	V _{CC} -2.0		V _{CC} +0.3	٧	
I _{OL1}	Output Sink Current	3.0	6		mA	$V_{OUT} = +0.45V, T_A = +25^{\circ}C$
lOL2	Output Sink Current	2.0	5		mA	$V_{OUT} = +0.45V, T_{A = +70}^{\circ}C$
lOL3	Output Sink Current		6	13	mA	V _{OUT} = −0.7 V
I _{OH1}	Output Source Current	-3.0	4		mA	V _{OUT} = 0.0V, T _A = +25°C
I _{OH2}	Output Source Current	-2.0	3		mA	V _{OUT} = 0.0V, T _A = +70°C
VOL	Output "Low" Voltage		-0.7	+0.45	V	I _{OL} = 3.0 mA
v _{OH}	Output "High" Voltage	+3.5	+4.5		٧	I _{OH} = -100μA
C _{IN}	Input Capacitance (All Input Pins)		7	10	pF	V _{IN} = +5.0V f = 1 MHz
C _{OUT}	Output Capacitance		7	10	pF	V _{OUT} = +5.0 V f = 1 MHz


SIGNETICS 256 X 1 STATIC READ/WRITE RANDOM ACCESS MEMORY ■ 2501

SWITCHING CHARACTERISTICS

Guaranteed Limits $T_A = 0^{\circ}$ C to +70°C, $V_{CC} = +5V$ (8), $V_{DD} = V_D = -9V^{\pm}5\%$ except as noted.


	READ CYCLE			WRITE CYCLE					
SYMBOL	TEST	LIMITS (µsec) MAX	SYMBOL	TEST	LIMITS (µsec) MIN.				
	Access Time		t _{WD}	Address to Write Pulse Delay	0.3				
t,		1.0usec	^t wP	Write Pulse Width	0.4				
•			· tw	Write Time	0.3				
			t _{DO}	Data-Write Pulse Overlap	0.1				

TEST SETUP FOR SPEED MEASUREMENT




NOTES:


- 1. Each clock time is split into a Read followed by a Write. Read and Write times can be varied by adjustment of the "delay" and "width" controls of the pulse generator.
- 2. Data generator produces a 256-bit block of data, 32 bits repeated 8 times. "PCM" mode used so data can be changed in 32 bits of the 2501 from one cycle to the next.
- 3, All inputs to the 2501 are standard TTL outputs with V_{CC} = +5V ±5%.
- 4. Access time is measured between A1 (least significant address input) and points 1 and 2.




CONDITIONS OF TEST

Input pulse amplitudes: 0 to +5V, Input pulse rise and fall times: < 10 nsec. Speed measurements referenced to 1.5V levels. Output load is 1 TTL gate; measurements made at output of TTL gate ($t_{pd} \le 10$ nsec)






TYPICAL CHARACTERISTICS




NOTE: For all typical curves, V_{CC} = 5V, V_{DD} = V_{D} =-9V, T_{A} = 25°C (unless otherwise noted).

TYPICAL CHARACTERISTICS (Cont'd)



CIRCUIT SCHEMATIC





256×1 STATIC READ/WRITE 25L01

SILICON GATE MOS 2500 SERIES

DESCRIPTION

The Signetics 25L01-256 x 1 Random Access Memory employs enhancement mode P-channel MOS devices integrated on a single monolithic chip. It is fully decoded, permitting the use of a 16-pin dual in-line package, Complete static operation requires no clocking. The 25L01 is optimized with +5 and -12V supplies.

FEATURES

FULLY DECODED ADDRESSES

ACCESS TIME: 1.0 µs GUARANTEED

 POWER DISSIPATION: 1.7 MW/BIT MAXIMUM STANDBY POWER DISSIPATION: 100 μW/BIT

DTL AND TTL COMPATIBLE

CHIP SELECT AND OUTPUT WIRED-OR CAPABILITY

STANDARD 16-PIN DIP

P-MOS SILICON GATE TECHNOLOGY

V_{CC} = +5V, V_{DD} = V_D = -12V

APPLICATIONS

SMALL BUFFER STORES SMALL CORE MEMORY REPLACEMENT **BIPOLAR COMPATIBLE DATA STORAGE**

SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.

BIPOLAR COMPATIBILITY

All inputs of the 25L01 can be driven directly by standard bipolar integrated circuits (TTL, DTL, etc.). The data output buffers are capable of sinking a minimum of 1.6 mA, sufficient to drive one standard TTL load.

POWER DISSIPATION

The maximum power dissipation of 1.7 mW/bit is required only during Read or Write. For standby operation 100 µW/ bit is obtained by removing V_D and reducing V_{DD} to -8.0V.

Removal of VD alone will cut power dissipation by a factor of almost 3.


TRI-STATE OUTPUT

The outputs of the 25L01 are effectively open circuited when the device is not selected (logic 1 on chip select). This feature allows OR-tieing for memory expansion.


PART IDENTIFICATION TABLE

TYPE	PACKAGE	OP. TEMP. RANGE
25L01B	16-pin Silicone DIP	0°C to +70°C
25L011	16-pin Ceramic DIP	0°C to +70°C

PIN CONFIGURATION (Top View)



BLOCK DIAGRAM



MAXIMUM GUARANTEED RATINGS (1)

NOTES:

Operating Temperature $0^{\circ}\text{C to } + 70^{\circ}\text{C}$ Storage Temperature $-65^{\circ}\text{C to } + 150^{\circ}\text{C}$ All Input or Output Voltages with Respect to the Most Positive Supply Voltage, VCC +0.3V to -20VSupply Voltages VDD and VD with Respect to VCC -18V

"I" pkg.

Power Dissipation at TA = 25°C "B" pkg.

- Stresses above those listed under "Maximum Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device of these or any other condition above those indicated in the operation sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient ("B" pkg.) ("I" pkg., 100°C/W).
- 3. All inputs protected against static charge.
- Parameter valid over operating temperature range unless otherwise specified.
- 5. All voltage measurements are referenced to ground.
- 6. Manufacturer reserves the right to make design and process changes and improvements.
- 7. Typical values are at +25°C and nominal supply voltages.

DC CHARACTERISTICS (T_A = 0°C to 70°C, V_{CC} = +5V \pm 5%, V_{DD} = V_D = -12V \pm 5% unless otherwise specified. See notes above).

640 mW

800 mW


SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
LI	Input Load Current (All Input Pins)		<1.0	500	nA	V _{IN} = 0.0V; T _A = +25°C
lLO	Output Leakage Current		<1.0	1000	nA	V _{OUT} = 0.0V, Chip Select Input = +3.3V, T _A = +25°C
IDD	Power Supply Current, V _{DD}		5	9	mA	T _A = +25°C
¹ D	Power Supply Current, V _D		11	16	mA	I _{OL} = 0.0 mA T _A = +25°C
VIL	Input "Low" Voltage	-12		V _{CC} -4.5	V	
VIH	Input "High" Voltage	V _{CC} -2.0		V _{CC} +0.3	٧	
I _{OL1}	Output Sink Current	3.0	6		mA	V _{OUT} = +0.45V, T _A = +25°(
OL2	Output Sink Current	2.0	5		mA	V _{OUT} = +0.45V, T _A = +70°C
l _{OL3}	Output Sink Current		6	13	m£.	V _{OUT} = -0.7 V
I _{OH,1}	Output Source Current	-3.0	4		mA	V _{OUT} = 0.0V, T _A = +25°C
I _{OH2}	Output Source Current	2.0	3		mA	V _{OUT} = 0.0V, T _A = +70°C
v _{OL}	Output "Low" Voltage		-0.7	+0.45	٧	I _{OL} = 3.0 mA
v _{OH}	Output "High" Voltage	+3.5	+4.5		V	I _{OH} =100μA
CIN	Input Capacitance (All Input Pins)		7	10	pF	V _{IN} = +5.0V f = 1 MHz
C _{OUT}	Output Capacitance		7	10	pF	V _{OUT} = +5.0 V f = 1 MHz

SIGNETICS 256 X 1 STATIC READ/WRITE RANDOM ACCESS MEMORY = 25L01

SWITCHING CHARACTERISTICS Guaranteed Limits $T_A = 0$ to $+70^{\circ}$ C, $V_{CC} = +5V \pm 5\%$, $V_{DD} = V_D = -12V \pm 5\%$

	READ CY	CLE		WRITE CYCLE						
SYMBOL	TEST	LIMITS (µsec) MAX	SYMBOL	TEST	LIMITS (μsec) MIN.					
			t _{WD}	Address to Write Pulse Delay	0.3					
t _a	Access Time	1 μsec	^t wp	Write Pulse Width	0.4					
			tw	Write Time	0.3					
			t _{DO}	Data-Write Pulse Overlap	0.1					

TEST SETUP FOR SPEED MEASUREMENT




NOTES:

- Each clock time is split into a Read followed by a Write. Read and Write times can be varied by adjustment of the "delay" and "width" controls of the pulse generator.
- 2. Data generator produces a 256-bit block of data, 32 bits repeated 8 times. "PCM" mode used so data can be changed in 32 bits of the 25L01 from one cycle to the next.
- 3. All inputs to the 25L01 are standard TTL outputs with V_{CC} = +5V ±5%.
- 4. Access time is measured between A1 (least significant address input) and points 1 and 2.


CONDITIONS OF TEST

Input pulse amplitudes: 0 to +5V, Input pulse rise and fall times: < 10 nsec. Speed measurements referenced to 1.5V levels. Output load is 1 TTL gate; measurements made at output of TTL gate (tpd \le 10 nsec).


READ CYCLE (For Measurement Purpose Only)



WRITE CYCLE (For Measurement Purpose Only)



TYPICAL CHARACTERISTIC CURVES



SHICON GATE 2500 SERIES

DESCRIPTION

The Signetics 1103 is designed for main memory applications where high performance, low cost and large bit storage are important design objectives. It is a 1024 word by 1 bit random access memory element using enhancement mode P-channel MOS devices integrated on a monolithic array. It is fully decoded, permitting the use of an 18-pin dual in-line package. The dynamic circuitry dissipates significant power only during precharge. Information stored in the memory is nondestructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles and is required every two milliseconds. A separate cenable (chip enable) lead allows easy selection of an individual package when outputs are OR-tied. Use Signetics 8T25 Sense Amp, and 3207 Clock Driver.

FEATURES

- LOW POWER DISSIPATION DISSIPATES POWER PRIMARILY ON SELECTED CHIPS
- ACCESS TIME 300 nsec.
- CYCLE TIME 580 nsec.
- REFRESH PERIOD 2 MILLISECONDS FOR 0-70°C
 AMRIENT
- OR-TIE CAPABILITY
- SIMPLE MEMORY EXPANSION WITH CHIP ENABLE
- FULLY DECODED ON-CHIP ADDRESS DECODE
- INPUTS PROTECTED ALL INPUTS HAVE PRO-TECTION AGAINST STATIC CHARGE.
- LOW COST PACKAGING 18 PIN SILICONE AND 18 PIN CERAMIC DUAL IN-LINE

APPLICATIONS

CORE MEMORY REPLACEMENT BUFFER STORES MAIN MEMORY

PROCESS TECHNOLOGY

The use of Signetics' unique silicon gate low threshold process allows the design and production of higher performance MOS circuits and provides higher functional density on a chip than other MOS technologies.


SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process, the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric

SILICONE PACKAGING (Cont'd)

material over the silicon gate-oxide-substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.


PIN CONFIGURATION (Top View)



PART IDENTIFICATION TABLE

TYPE	PACKAGE	OP. TEMP. RANGE
1103XA	18-Pin DIP Silicone	0-70°C
11031K	18-Pin DIP Ceramic	0-70°C

BLOCK DIAGRAM



SIGNETICS 1024-BIT R/W RANDOM ACCESS DYNAMIC MEMORY # 1103

MAXIMUM GUARANTEED RATINGS(10)

Operating Ambient Temperature

0°C to 70°C -65°C to +150°C Supply Voltages VDD and VSS with Respect to V_{BB}

Power Dissipation

-25V to +0.8V

1.0W

Storage Temperature All Input or Output Voltages

with Respect to the Most

Positive Supply Voltage, V_{BB} -25V to +0.8V

D.C. AND OPERATING CHARACTERISTICS

 $T_A = 0^{\circ} C \text{ to } +70^{\circ} C, V_{SS}^{(1)} = 16V \pm 5\%, (V_{BB} - V_{SS})^{(6)} = 3V \text{ to } 4V, V_{DD} = 0V \text{ unless otherwise specified (Note 9)}$


SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
ILI	Input Load Current (All input pins)			1	μА	V _{IN} = 0V, T _A = 25 °C
1LO	Output Leakage Current			1	μА	V _{OUT} = 0V, T _A = 25 °C
1 _{BB}	V _{BB} Supply Current			100	μА	
I _{DD1} (2)	Supply Current During tpC		37	56	mA	All Addresses = 0V Precharge = 0V Cenable = V _{SS} ; T _A = 25°C
I _{DD2} (2)	Supply Current During toy		38	59	mA	All Addresses = 0V Precharge = 0V Cenable = 0V; T _A = 25°C
I _{DD3} (2)	Supply Current During tpOV		5.5	11	mA	Precharge = V _{SS} Cenable = 0V; T _A = 25°C
I _{DD4} (2)	Supply Current During t _{CP}		3	4	mA	Precharge = V _{SS} Cenable = V _{SS} : T _A = 25°C
I _{DD} (5)AV	Average Supply Current		17	25	mA	Cycle Time = 580 ns; Precharge Width = 190 ns; T _A = 25°C
V _{IL1} (7)	Input Low Voltage (All Address & Data-in Lines)	V _{SS} -17		V _{SS} -14.2	V	T _A = 0°C
V _{IL2} (7)	Input Low Voltage (All Address & Data-in Lines)	V _{SS} -17		V _{SS} -14.5	V	T _A = 70°C
V _{IL3} (7,8)	Input Low Voltage (Precharge Cenable & Read/Write Inputs)	V _{SS} -17		V _{SS} -14.7	V	T _A = 0°C
V _{IL4} (7,8)	Input Low Voltage (Precharge Cenable & Read/Write Inputs)	V _{SS} -17		V _{SS} -15.0	V	T _A = 70°C
V _{IH1} (7)	Input High Voltage (All Inputs)	V _{SS} -1		V _{SS} +1	V	T _A = 0°C
V _{IH2} (7)	Input High Voltage (All Inputs)	V _{SS} -0.7		V _{SS} +1	V	T _A = 70°C
I _{OH1}	Output High Current	600	900	4000	μА	T _A = 25°C ₁
IOH2	Output High Current	500	800	4000	μΑ	T _A = 70°C
lor	Output Low Current		See Note 3			$R_{LOAD} = 100\Omega^{(4)}$
VOH1	Output High Voltage	60	90	400	mV	T _A = 25°C
V _{OH2}	Output High Voltage	50	80	400	mV	TA = 70°C
VOL	Output Low Voltage	-	See Note 3			


NOTES


- The VSS current drain is equal to $(I_{DD} + I_{OH})$ or $(I_{DD} + I_{OL})$.
- 2. See Supply Current vs. Temperature (p. 3) for guaranteed current at the temperature extremes. These values are taken from a single pulse measurement.
- The output current when reading a low output is the leakage current of the 1103 plus external noise coupled into the output line from the clocks. VOL equals IOL across the load resistor.
- This value of load resistance is used for measurement purposes. In applications the resistance may range from 100 Ω to 1 k Ω .
- This parameter is periodically sampled and is not 100% tested.
- (VBB VSS) supply should be applied at or before VSS
- The maximum values for VIL and the minimum values for VIH are linearly related to temperature between 0°C and 70°C. Thus any value between 0°C and 70°C can be calculated using a straight-line relationship.
- The maximum values for V_{IL} (for precharge, cenable & read/write) may be increased to V_{SS} =14.2 @ 0° C and V_{SS} =14.5 @ 70° C (same values as those specified for the address and data-in lines) with a 40 ns degradation (worst case) in tAC, tPC, tRC, tWC, tRWC, tACC1 and tACC2. Manufacturer reserves the right to make design and process changes and improvements.
- 10. Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


CHARACTERISTIC CURVES












I_{DD} VS TIME




NOTES:

- / IDD is due to charging of internal device node capacitance at precharge.
- 2. These values are taken from a single pulse measurement.

SIGNETICS 1024-BIT R/W RANDOM ACCESS DYNAMIC MEMORY ■ 1103

CHARACTERISTIC CURVES (Cont'd)



AC CHARACTERISTICS T_A = 0°C to +70°C, V_{SS} = 16 \pm 5%, (V_{BB} -V_{SS}) = 3.0V to 4.0V, V_{DD} = 0 READ, WRITE, AND READ/WRITE CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
tREF	Time Between Refresh			2	ms	
t _{AC} (1)	Address to Cenable Set Up Time	115			ns	
^t CA	Cenable to Address Hold Time	20			ns	
t _{PC} (1)	Precharge to Cenable Delay	125			ns	
tOVL	Precharge & Cenable Overlap, Low	25		75	ns	
tCP	Cenable to Precharge Delay	85			ns	
^t OVH	Precharge & Cenable Overlap, High			140	ns	

READ CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
t _{RC} (1)	Read Cycle	480			ns	
^t POV	Precharge to End of Cenable	165		500	ns	
t _{PO}	End of Precharge to Output Delay			120	ns	t _T = 20 ns
tACC1 ⁽¹⁾	Address to Output Access	300			ns	tACmin + tOVLmin + tPOmax + 2 t _T
t _{ACC2} (1)	Precharge to Output Access	310			ns	tPCmin + tOVLmin + tPOmax + 2 t _T

AC CHARACTERISTICS (Cont'd)

WRITE OR READ/WRITE CYCLE


SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
tWC(1)	Write Cycle	580			ns	t _T = 20 ns
tRWC(1)	Read/Write Cycle	580			ns	J 1/ = 20 118
tpW	Precharge to Read/Write Delay	165		500	ns	
tWP	Read/Write Pulse Width	50			ns	
tw	Read/Write Set Up Time	80			ns	
tDW	Data Set Up Time	105			ns	
^t DH	Data Hold Time	10			ns	
tPO	End of Precharge to Output Delay			120	ns	C _{LOAD} = 100 pF
						$R_{LOAD} = 100\Omega$
tp	Time to Next Precharge	. 0			ns	V _{REF} ≈ 40 mV
tCW	Read/Write Hold Time			10	ns	

CAPACITANCE (note 2)

SYMBOL	TEST	MIN. TY	'P.	MAX.	UNIT	CONDITIONS	
C _{AD}	Address Capacitance		5	7	pF	VIN = VSS	1
CPR	Precharge Capacitance	1	5	18	pF	VIN = VSS	
CCE	Cenable Capacitance	1	5	18	pF	VIN = VSS	f = 1 MHz
CRW	Read/Write Capacitance	1	1	15	pF	VIN = VSS	All Unused Pins are
CIN1	Data Input Capacitance		4	5	pF	Cenable = 0V	at A.C. Ground
						VIN = VSS	
CIN2	Data Input Capacitance		2	4	pF	Cenable = V _{SS}	
						VIN = VSS	
COUT	Data Output Capacitance		2	3	pF	VOUT = 0V	


- (1) These times will degrade by 40 ns (worst case) if the maximum values for V_{IL} (for precharge, cenable and read/write inputs) go to V_{SS} 14.2V @ 0°C and V_{SS}–14.5V @ 70°C as defined on page 2.
- (2) This parameter is periodically sampled and is not 100% tested. It is measured at worst case operating conditions. Capacitance measurements for plastic packages only.

TIMING DIAGRAM



SIGNETICS 1024-BIT R/W RANDOM ACCESS DYNAMIC MEMORY ■ 1103


TIMING DIAGRAM (Cont'd)



NOTES

- $V_{DD} + 2V_{VSS} 2V$ t_T is defined as the transitions between these two points.
- vss v J tpw is referenced to point ② of the rising edge of cenable or read/write whichever occurs first. tpH is referenced to point ③ of the rising edge of cenable or read/write whichever occurs first.

CIRCUIT SCHEMATIC



1024-BIT RANDOM ACCESS READ/WRITE | 1103-1 DYNAMIC MEMORY (HIGH SPEED VERSION)

SILICON GATE MOS

DESCRIPTION

The Signetics 1103-1 is designed for main memory applications where high performance, low cost and large bit storage are important design objectives. It is a 1024 word by 1 bit random access memory element using enhancement mode P-channel MOS devices integrated on a monolithic array. It is fully decoded, permitting the use of an 18-pin dual in-line package. The dynamic circuitry dissipates significant power only during precharge. Information stored in the memory is nondestructively read. Refreshing of all 1024 bits is accomplished in 32 read cycles and is required every two milliseconds. A separate cenable (chip enable) lead allows easy selection of an individual package when 3207 Clock Driver.

FEATURES

- LOW POWER DISSIPATION DISSIPATES POWER PRIMARILY ON SELECTED CHIPS
- ACCESS TIME 150 nsec.
- CYCLE TIME 340 nsec.
- REFRESH PERIOD 1 MILLISECOND FOR 0-55°C AMBIENT
- OR-TIE CAPABILITY
- SIMPLE MEMORY EXPANSION WITH CHIP ENABLE
- FULLY DECODED ON-CHIP ADDRESS DECODE
- INPUTS PROTECTED ALL INPUTS HAVE PRO-TECTION AGAINST STATIC CHARGE
- LOW COST PACKAGING 18 PIN SILICONE AND 18 PIN CERAMIC DUAL IN-LINE

APPLICATIONS

CORE MEMORY REPLACEMENT **BUFFER STORES** MAIN MEMORY

PROCESS TECHNOLOGY

The use of Signetics' unique silicon gate low threshold process allows the design and production of higher performance MOS circuits and provides higher functional density on a chip than other MOS technologies.


SILICONE PACKAGING

Low cost silicone DIP packaging is implemented and reliability is assured by the use of Signetics unique silicon gate MOS process technology. Unlike the standard metal gate MOS process, the silicon material over the gate oxide passivates the MOS transistors, and the deposited dielectric

SILICONE PACKAGING (Cont'd)

material over the silicon gate-oxide substrate structure provides an ion barrier. In addition, Signetics proprietary surface passivation and silicone packaging techniques result in an MOS circuit with inherent high reliability and demonstrating superior moisture resistance, mechanical shock and ionic contamination barriers.


PIN CONFIGURATION (Top View)



PART IDENTIFICATION TABLE

TYPE	PACKAGE	OP. TEMP RANGE
1103-1XA	18-Pin DIP Silicone	0-55°C
1103-11K	18-Pin DIP Ceramic	0-55°C

BLOCK DIAGRAM



SIGNETICS 1024-BIT RANDOM ACCESS DYNAMIC MEMORY (HIGH SPEED VERSION) = 1103-1

AC CHARACTERISTICS $T_A = 0^{\circ}C$ to +55°C; $V_{SS} = 19 \pm 5\%$, $(V_{BB} - V_{SS}) = 3.0V$ to 4.0V, $V_{DD} = 0V$ READ, WRITE, AND READ/WRITE CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
tREF	Time Between Refresh			1	ms	
tAC	Address to Cenable Set Up Time	30			ns	
^t CA	Cenable to Address Hold Time	10			ns	
^t PC	Precharge to Cenable Delay	60		İ	ns	
tovL	Precharge & Cenable Overlap, Low	5		30	ns	
^t CP	Cenable to Precharge Delay	40			ns	
^t OVH	Precharge & Cenable Overlap, High			85	ns	

READ CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDI	TIONS
tRC ⁽¹⁾	Read Cycle	300			ns	-	1
^t POV	Precharge to End of Cenable	115		500	ns		
t _{PO} (1)	End of Precharge to Output Delay			75	ns		t _T = 20 ns
tACC1 ⁽¹⁾	Address to Output Access	150			ns	^t ACmin + ^t OVLmin	C _{LOAD} = 50 pF
						+ tpOmax + 2 t ₇	RLOAD = 100Ω
tACC2 ⁽¹⁾	Precharge to Output Access	180			ns	[†] PCmin + [†] OVLmin	V _{REF} = 80 mV
						+ tpOmax + 2 t ₇	

WRITE OR READ/WRITE CYCLE

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
^t WC	Write Cycle	340			ns	7
tRWC ⁽¹⁾	Read/Write Cycle	340			ns	$t_{\tau} = 20 \text{ ns}$
tpW	Precharge to Read/Write Delay	115	1	500	ns	_
tWP	Read/Write Pulse Width	20	l		ns	
tw	Read/Write Set Up Time	20			ns	
^t DW	Data Set Up Time	40	1		ns	
^t DH	Data Hold Time	10			ns	
tPO ⁽¹⁾	End of Precharge to Output Delay			75	ns	C _{LOAD} = 50 pF
						$R_{LOAD} = 100\Omega$
tp	Time to Next Precharge	0			ns	VREF = 80 mV
tCW	Read/Write Hold Time		ļ	15	ns	


CAPACITANCE (note 2)

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CON	DITIONS
CAD	Address Capacitance		5	7	pF	VIN = VSS	7
CPR	Precharge Capacitance		15	18	pF	VIN = VSS	
C _{CE}	Cenable Capacitance		15	18	pF	VIN = VSS	f = 1 MHz
CRW	Read/Write Capacitance		11	15	pF	VIN = VSS	– All Unused Pins are
C _{IN1}	Data Input Capacitance		4	5	pF	Cenable = 0V	at A.C. Ground
C _{IN2}	Data Input Capacitance		2	4	pF	V _{IN} = V _{SS} Cenable = V _{SS}	
Сопт	Data Output Capacitance		2	3	pF	V _{IN} = V _{SS} V _{OUT} = 0V	

⁽¹⁾ These times will degrade by 35 ns if a V_{REF} point of 40 mV is chosen instead of the 80 mV point defined in this specification.

This parameter is periodically sampled and is not 100% tested. It is measured at worst case operating conditions. Capacitance measurements for plastic packages only.

TIMING DIAGRAM



NOTES:

V_{DD} + 2V V_{SS} - 2V tr is defined as the transitions between these two points.

town is referenced to point 1 of the rising edge of cenable or read/write whichever occurs first.

Town is referenced to point 2 of the rising edge of cenable or read/write whichever occurs first.

SIGNETICS 1024-BIT RANDOM ACCESS DYNAMIC MEMORY (HIGH SPEED VERSION) = 1103-1

MAXIMUM GUARANTEED RATINGS (8)

Operating Ambient Temperature Storage Temperature

0°C to 55°C -65°C to +150°C

-25V to +0.8V

Supply Voltages V_{DD} and V_{SS}

with Respect to VBB

-25V to +0.8V

All Input or Output Voltages

with Respect to the Most Positive Supply Voltage, V_{BB} Power Dissipation

1.0W

D.C. AND OPERATING CHARACTERISTICS


 $T_{\Delta} = 0^{\circ} C \text{ to } +55^{\circ} C$, $V_{SS}^{(1)} = 19V \pm 5\%$, $(V_{RR} - V_{SS})^{(6)} = 3V \text{ to } 4V$, $V_{DD} = 0V \text{ unless otherwise specified (Note 7)}$.

SYMBOL	TEST	MIN.	TYP.	MAX.	UNIT	CONDITIONS
ILI	Input Load Current (All input pins)			10	μА	V _{IN} = 0V, T _A = 25°C
ILO	Output Leakage Current			10	μΑ	V _{OUT} = 0V, T _A = 25°C
1 _{ВВ}	V _{BB} Supply Current			100	μΑ	
I _{DD1} (2)	Supply Current During tpC		45	60	mA	All Addresses = 0V
						Precharge = 0V
						Cenable = V _{SS} ; T _A = 25°C
1 _{DD2} (2)	Supply Current During toV		50	68.5	mA	All addresses = 0V
						Precharge = 0V
						Cenable = 0V; T _A = 25°C
1 _{DD3} (2)	Supply Current During tpOV		8.5	11	mA	Precharge = V _{SS}
					1	Cenable = 0V; T _A = 25°C
I _{DD4} (2)	Supply Current During top		3	4	mA	Precharge = VSS
	J					Cenable = V _{SS} ; T _A = 25°C
IDD(5)AV	Average Supply Current		20	23	mA	Precharge Width =105ns @ 50%
				1	1	Cycle Time = 340 ns; T _A = 25°C
V _{IL1}	Input Low Voltage (All address	V _{SS} -20		V _{SS} -17	V	
,	and data-in lines)					
V _{IH1}	Input High Voltage (All Inputs)	V _{SS} -1		V _{SS} +1	V	
I _{OH1}	Output High Current	1.15	1.3	7.0	mA	T _A = 25°C ๅ
10ң2	Output High Current	0.9	1.15	7.0	mA	T _A = 55°C
loL	Output Low Current	1	See Note 3			$R_{LOAD} = 100\Omega^{(4)}$
V _{OH1}	Output High Voltage	115	130	700	mV	$T_A = 25^{\circ}C$ $R_{LOAD} = 100\Omega^{(4)}$
V _{OH2}	Output High Voltage	90	115	700	mV	T _A = 55°C
VOL	Output Low Voltage		See Note 3		1	1

NOTES:

- The V_{SS} current drain is equal to $(I_{DD} + I_{OH})$ or $(I_{DD} + I_{OL})$.
- See Supply Current vs. Temperature (p. 3) for guaranteed current at the temperature extremes. These values are taken from a single pulse measurement,
- The output current when reading a low output is the leakage current of the 1103-1 plus external noise coupled into the output line from the clocks. VOL equals IOL across the load resistor.
- This value of load resistance is used for measurement purposes. In applications the resistance may range from 100 Ω to 1 k Ω .
- This parameter is periodically sampled and is not 100% tested.
- $(V_{BB} V_{SS})$ supply should be applied at or before V_{SS} .
- Manufacturer reserves the right to make design and process changes and improvements.
- Stresses above those listed under "Maximum Guaranteed Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

CIRCUIT SCHEMATIC



signetics

2102 FAMILY OF 1024—BIT RANDOM ACCESS READ WRITE STATIC MEMORY

INCLUDES: 2102, 21L02, 21F02 AND M2102 SERIES

DESCRIPTION

The Signetics 2102 is a static random access read/write memory offering a 1024x1 organization. Fabricated with low threshold N-Channel silicon gate technology.

The 2102 is fully static, requiring no clocks and is completely DTL/TTL compatible including the single +5V power supply requirement.


FEATURES

- 1024x1 ORGANIZATION
- COMPLETELY STATIC OPERATION
- +5V POWER SUPPLY ONLY
- TTL COMPATIBLE INPUTS
- THREE-STATE TTL OUTPUT
- 16-PIN DIP PACKAGE
- 200 mW DISSIPATION TYPICAL
- N-CHANNEL SILICON GATE
- NO CLOCKS, NO REFRESHING, NO SENSING


APPLICATIONS

PERIPHERAL MEMORIES BUFFER MEMORIES MINICOMPUTER MEMORY

BLOCK DIAGRAM



PIN CONFIGURATION




MAXIMUM GUARANTEED RATINGS(1)

Storage Temperature	-65°C to +150°C
All Input, Output and Supply	
Voltages with respect to Ground	-0.5V to +7V
Package Power Dissipation ⁽²⁾	
"B" Package	640 mW
"F" Package	1 Watt
"I" Package	1 Watt

PART IDENTIFICATION

TYPE	PACKAGE	^t ACCESS	OP TEMP. RANGE
2102-2B	16-Pin Plastic DIP	650 ns	0-70°C

TIMING DIAGRAMS



A.C. CONDITIONS OF TEST

Input Pulse Levels: Input Pulse Rise and Fall Times: Timing Measurement Reference Level: Output Load: +0.65 Volt to +2.2 Volt 20 ns 1.5 Volt

1 TTL Gate and C₁ = 100 pF

NOTES:

- 1. Stresses above those listed under "Maximum Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device of these or any other condition above those indicated in the operation of the device of these or any other condition above those indicated in the operation sections of this specification is not implied.
- 2. For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient ("B" package).
- 3. All inputs protected against static charge.
- 4. Parameter valid over operating temperature range unless otherwise specified.
- 5. All voltage measurements are referenced to ground.
- 6. Manufacturer reserves the right to make design and process changes and improvements.
- 7. Typical values are at +25°C and nominal supply voltages.

A. C. Characteristics 2102-1 (500 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

C)/MDOI	DADAMETER		LIMITS			
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT	
READ CYCL	E					
tRC	Read cycle	500			ns	
tΑ	Access time			500	ns	
tCO	Chip enable to output time			350	ns	
tOH1	Previous read data valid with respect to address	50			ns	
tOH2	Previous read data valid with respect to chip enable	0			ns	
WRITE CYC	LE					
tWC	Write cycle	500			ns	
tAW	Address to write setup time	150			ns	
tWP	Write pulse width	300			ns	
twr	Write recovery time	50			ns	
tDW	Data setup time	330			ns	
^t DH	Data hold time	100			ns	
tCW	Chip enable to write setup time	400			ns	

A. C. Characteristics 2102-2 (650 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

01/11001	DADAMETER		LIMITS			
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT	
READ CYCL	E					
tRC	Read cycle	650			ns	
tд	Access time			650	ns	
tCO	Chip enable to output time			400	ns	
tOH1	Previous read data valid with respect to address	50			ns	
tOH2	Previous read data valid with respect to chip enable	0			ns	
WRITE CYC	LE					
tWC	Write cycle	650			ns	
tAW	Address to write setup time	200			ns	
tWP	Write pulse width	400			ns	
twr	Write recovery time	50			ns	
tDW	Data setup time	450			ns	
^t DH	Data hold time	100			ns	
tcw	Chip enable to write setup time	550			ns	

NOTE: 1. Typical values are for T_A = 25°C and nominal supply voltage.

2102 STANDARD SERIES

D. C. and Operating Characteristics for 2102, 2102-1, 2102-2

 $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

			LIMITS			TEST CONDITIONS
SYMBOL	PARAMETER	MIN.	TYP.)1)	MAX.	UNIT	TEST CONDITIONS
ILI	Input load current (All input pins)			10	μΑ	V _{IN} = 0 to 5.25V
ILOH	Output leakage current			10	μΑ	CE = 2.2V, V _{OUT} = 4.0V
LOL	Output leakage current			-100	μА	CE = 2.2V, V _{OUT} = 0.45V
ICC1	Power supply current		30	60	mA	All inputs = 5.25V Data out open TA = 25°C
ICC2	Power supply current			70	mA	All inputs = 5.25V Data out open TA = 0°C
VIL	Input "low" voltage	-0.5		+0.65	V	
VIH	Input "high" voltage	2.2		Vcc	V	
VOL	Output "low" voltage			+0.45	V	IOL = 1.9 mA
Voн	Output "high" voltage	2.2			V	I _{OH} = -100 μA

A. C. Characteristics 2102 (1000 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT	
READ CYC	LE					
tRC	Read cycle	1000			ns	
tA	Access time		500	1000	ns	
tco	Chip enable to output time			500	ns	
tOH1	Previous read data valid with respect to address	50			ns	
tOH2	Previous read data valid with respect to chip enable	0			ns	
WRITE CYC	CLE					
twc	Write cycle	1000			ns	
tAW	Address to write setup time	200			ns	
tWP	Write pulse width	750			ns	
twn	Write recovery time	50			ns	
tDW	Data setup time	800			ns	
tDH	Data hold time	100			ns	
tCW	Chip enable to write setup time	900			ns	

NOTE: 1. Typical values are for T_A = 25°C and nominal supply voltage.

21L02 LOW POWER SERIES

D. C. and Operating Characteristics for 21L02, 21L02-1, 21L02-2, 21L02-3

 $T_A = 0^{\circ}C$ to +70°C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

01/14001			LIMITS			
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT	TEST CONDITIONS
ILI	Input load current (All input pins)			10	μΑ	V _{IN} = 0 to 5.25V
ILOH	Output leakage current			10	μΑ	CE = 2.2V, V _{OUT} = 4.0V
ILOL	Output leakage current			-100	μА	CE = 2.2V, V _{OUT} = 0.45V
ICC1	Power supply current		30	40	mA	All inputs = 5.25V Data out open TA = 25°C
ICC2	Power supply current			40	mA	All inputs = 5.25V Data out open TA = 0°C
VIL	Input "low" voltage	-0.5		+0.65	V	
Viн	Input "high" voltage	2.2		Vcc	V	
VOL	Output "low" voltage		***************************************	+0.45	V	IOL = 1.9 mA
Voн	Output "high" voltage	2.2			V	IOH = -100 μA

A. C. Characteristics 21L02 (1000 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

SYMBOL	PARAMETER		LIMITS		
STMBUL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT
READ CYC	.E	•		•	-
tRC	Read cycle	1000			ns
tĄ	Access time		500	1000	ns
tCO	Chip enable to output time			500	ns
tOH1	Previous read data valid with respect to address	50			ns
tOH2	Previous read data valid with respect to chip enable	0			ns
WRITE CYC	LE				
twc	Write cycle	1000			ns
tAW	Address to write setup time	200			ns
tWP	Write pulse width	750			ns
twr	Write recovery time	50			ns
tDW	Data setup time	800			ns
tDH	Data hold time	100			ns
tCW	Chip enable to write setup time	900			ns

NOTE: 1. Typical values are for $T_A \approx 25^{\circ} C$ and nominal supply voltage

A. C. Characteristics 21L02-1 (500 ns Cycle Time)

 $T_A = 0$ C to 70 C, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

CVMPOL	DADAMETER		LIMITS			
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT	
READ CYC	E				·	
tRC	Read cycle	500			ns	
tΑ	Access time			500	ns	
tCO	Chip enable to output time			350	ns	
tOH1	Previous read data valid with respect to address	50			ns	
tOH2	Previous read data valid with respect to chip enable	0			ns	
WRITE CYC	CLE					
tWC	Write cycle	500			ns	
tAW	Address to write setup time	150			ns	
tWP	Write pulse width	300			ns	
tWR	Write recovery time	50			ns	
tDW	Data setup time	330			ns	
tDH	Data hold time	100			ns	
tCW	Chip enable to write setup time	400			ns	

A. C. Characteristics 21L02-2 (650 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

SYMBOL	DADAMETER		LIMITS	The section of the se	
STIMBUL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT
READ CYC	.E				
tRC	Read cycle	650			ns
tΑ	Access time			650	ns
tCO	Chip enable to output time			400	ns
tOH1	Previous read data valid with respect to address	50			ns
tOH2	Previous read data valid with respect to chip enable	0			ns
WRITE CYC	LE				
tWC	Write cycle	650			ns
tAW	Address to write setup time	200			ns
tWP	Write pulse width	400			ns
twR	Write recovery time	50			ns
tDW	Data setup time	450			ns
^t DH	Data hold time	100			ns
tCW	Chip enable to write setup time	550			ns

NOTE: 1. Typical values are for TA = 25"C and nominal supply voltage

A. C. Characteristics 21L02-3 (400 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

OVMOOL	DADAMETED		LIMITS		
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT
READ CYCL	E			.	•
tRC	Read cycle	400			ns
^t A	Access time			400	ns
tCO	Chip enable to output time			300	ns
tOH1	Previous read data valid with respect to address	50			ns
tOH2	Previous read data valid with respect to chip enable	0			ns
WRITE CYC	LE	•			
tWC	Write cycle	400			ns
tAW	Address to write setup time	100			ns
tWP	Write pulse width	250			ns
twr	Write recovery time	50			ns
tDW	Data setup time	300			ns
tDH .	Data hold time	50			ns
tCW	Chip enable to write setup time	300			ns

NOTE: 1. Typical values are for T_A = 25°C and nominal supply voltage.

21F02 FAST SERIES

DESCRIPTION

Signetics 21F02 is a high speed 1024 word by one bit static random access memory element using N-channel MOS devices integrated on a monolithic array. It uses fully DC stable (static) circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data.

The 21F02 is designed for memory applications where high performance, low cost, large bit storage, and simple interfacing are important design objectives.

It is directly TTL compatible in all respects: inputs, output, and a single ± 5 volt supply. A separate chip enable ($\overline{\text{CE}}$) lead allows easy selection of an individual package when outputs are OR-tied.

The Signetics 21F02 is fabricated with N-channel silicon gate technology. This technology allows the design and production of high performance easy to use MOS circuits and provides a higher functional density on a monolithic chip than either conventional MOS technology or P-channel silicon gate technology.

D. C. and Operating Characteristics for 21F02, 21F02-2, 21F02-4

 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

			LIMITS			The second of th
SYMBOL	PARAMETER	MIN.	TYP. ⁽¹⁾	MAX.	UNIT	TEST CONDITIONS
ILI	Input load current (All input pins)			10	μΑ	V _{IN} = 0 to 5.25V
lLOH	Output leakage current			5	μΑ	CE = 2.0V, V _{OUT} = 2.4 to V _{CC}
LOL	Output leakage current			-10	μА	CE = 2.0V, V _{OUT} = 0.4V
ICC1	Power supply current		30	60	mA	All inputs = 5.25V Data out open TA = 25°C
ICC2	Power supply current			70	mA	All inputs = 5.25V Data out open TA = 0°C
VIL	Input "low" voltage	-0.5		0.8	V	
ViH	Input "high" voltage	2.0		Vcc	V	
VOL	Output "low" voltage			0.4	٧	IOL = 2.1 mA
Voн	Output "high" voltage	2.4			V	IOH = -100 μA

NOTE: 1. Typical values are for T_A = 25"C and nominal supply voltage.

A. C. Characteristics 21F02 (350 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

OVAADOL	DADAMETER		LIMITS				
SYMBOL	PARAMETER	MIN.	TYP.(1) MAX.		UNIT		
READ CYC	E		. 1				
tRC	Read cycle	350	4		ns		
tA	Access time	V /5	>	350	ns		
tCO	Chip enable to output time	127	180		ns		
tOH1	Previous read data valid with respect to address	U	40		ns		
tOH2	Previous read data valid with respect to chip enable	0			ns		
WRITE CYC	LE UND			•			
tWC	Write cycle	350			ns		
tAW	Address to write a tune		20		ns		
twp	Write pult of dit		250		ns		
twr	Write recovery time		20		ns		
tDW	Data setup time		250		ns		
tDH	Data hold time	0			ns		
tCM	Chip enable to write setup time		250		ns		

NOTE: 1. Typical values are for TA = 25 C and nominal supply voltage.

A. C. Characteristics 21F02-2 (250 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

0)/44001	0.0.445750		LIMITS				
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT		
READ CYCL	E				L		
tRC	Read cycle	250	ঝ		ns		
tΑ	Access time	1		250	ns		
tCO	Chip enable to output time	a 2	130		ns		
tOH1	Previous read data valid with respect to address	20	40		ns		
tOH2	Previous read data valid with respect to chip enable	0			ns		
WRITE CYC	LE				•		
twc	Write cycle	250			ns		
tAW	Address to write setup time		20		ns		
tWP	Write pulse with		180		ns		
twr	Write recover time		20		ns		
^t DW	Data setup time		180		ns		
tDH	Data hold time	0			ns		
tCW	Chip enable to write setup time		180		ns		

A. C. Characteristics 21F02-4 (450 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5V \pm 5\%$ unless otherwise specified.

01/44001	DADAMETER				
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT
READ CYCL	E				
tRC	Read cycle	450	A		ns
tΑ	Access time	7	D A	450	ns
tCO	Chip enable to output time	(2)	230		ns
tOH1	Previous read data valid with respect to address	2	40		ns
tOH2	Previous read data valid with respect to chip enable	0			ns
WRITE CYC	LE 0				
tWC	Write cycle	450			ns
tAW	Address to write setup time		20		ns
tWP	Write pulse with		300		ns
twr	Write recovery time		20		ns
tDW	Data setup time		300		ns
tDH	Data hold time	0			ns
tCW	Chip enable to write setup time		300		ns

NOTE: 1. Typical values are for TA = 25°C and nominal supply voltage.

M2102-4 MILITARY SERIES

D. C. and Operating Characteristics

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 5V \pm 10\%$ unless otherwise specified.

OVMOOL	0.0.0.445750	LIMITS			7507 001101710110	
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT	TEST CONDITIONS
lLI	Input load current (All input pins)			10	μА	V _{IN} = 0 to 5.5V
loh	Output leakage current			10	μА	CE = 2.0V, VOUT = 2.2 to VCC
ILOL	Output leakage current			-50	μΑ	CE = 2.0V, V _{OUT} = 0.45V
ICC1	Power supply current		30	60	mA	All inputs = 5.5V Data out open TA = 25°C
ICC2	Power supply current			70	mA	All inputs = 5.5V Data out open TA = -55°C
VIL	Input "low" voltage	-0.5		0.8	V	
VIH	Input "high" voltage	2.0		Vcc	V	
VOL	Output "low" voltage			0.45	V	IOL = 2.1 mA
Voн	Output "high" voltage	2.2			V	I _{OH} =100 μA

A. C. Characteristics M2102-4 (450 ns Cycle Time)

 $T_A = -55^{\circ}C$ to +125 $^{\circ}C$, $V_{CC} = 5V$ +10% unless otherwise specified.

01/14001	040445750		LIMITS				
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT		
READ CYCL	Ē		·				
tRC	Read cycle	450	N		ns		
tд	Access time	V 6	5 0	450	ns		
tCO	Chip enable to output time	12 D	230		ns		
tOH1	Previous read data valid with respect to address	7 11	40		ns		
tOH2	Previous read data valid with respect to thip enable	0			ns		
WRITE CYC	LE UND						
tWC	Write cycle	450			ns		
tAW	Address to write extuply the		20		ns		
twp	Write pulse of the		300		ns		
twr	Write recovery time		20		ns		
tDW	Data setup time		300		ns		
tDH	Data hold time	0			ns		
tCW	Chip enable to write setup time		300		ns		

NOTE: 1. Typical values are for $T_A \approx 25^{\circ}C$ and nominal supply voltage.

M2102-6 MILITARY SERIES

D. C. and Operating Characteristics

 $T_A = -55^{\circ}C$ to $+125^{\circ}C$, $V_{CC} = 5V \pm 10\%$, unless otherwise specified.

0.44001	242445752		LIMITS	-		7507 00101710110
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT	TEST CONDITIONS
¹ LI	Input load current (All input pins)			10	μА	V _{IN} = 0 to 5.5V
¹ LOH	Output leakage current			10	μΑ	CE = 2.2V, V _{OUT} = 4.0V
¹ LOL	Output leakage current			-100	μΑ	CE = 2.2V, V _{OUT} = 0.45V
ICC1	Power supply current		30	60	mA	All inputs = 5.5V Data out open TA = 25°C
ICC2	Power supply current			70	mA	All inputs = 5.5V Data out open TA = -55°C
VIL	Input "low" voltage	-0.5		+0.65	V	
ViH	Input "high" voltage	2.2		Vcc	V	
VOL	Output "low" voltage			+0.45	V	IOL - 1.9 mA
Voн	Output "high" voltage	2.2			V	IOH = -100 μA

NOTE: 1. Typical values are for $T_A \approx 25\,^{\circ}\text{C}$ and nominal supply voltage

A. C. Characteristics M2102-6 (650 ns Cycle Time)

 $T_A = -55^{\circ}C$ to +125°C, $V_{CC} = 5V \pm 10\%$ unless otherwise specified.

	PARAMETER		LIMITS		
SYMBOL	PARAMETER	MIN.	TYP.(1)	MAX.	UNIT
READ CYC	E		1	***************************************	*·····································
tRC	Read cycle	650	14		ns
t _A	Access time	~ /6	\$	650	ns
¹CO	Chip enable to output time	182	400		ns
[†] OH1	Previous read data valid with respect to address	20	50		ns
tOH2	Previous read data valid with respect to chick enable	0			ns
WRITE CYC	TE UND	×			
tWC	Write cycle	650			ns
†AW	Address to write seeps the		200		ns
tWP	Write pulse		400		ns
twr	Write recovery ime		50		ns
tDW	Data setup time		450		ns
tDH	Data hold time		100		ns
tCW	Chip enable to write setup time		550		ns

NOTE: 1. Typical values are for $T_A = 25$ C and nominal supply voltage

signetics

2606 FAMILY OF 256X4 RANDOM ACCESS READ WRITE STATIC MEMORY

PRELIMINARY SPECIFICATIONS

DESCRIPTION

Signetics' 2606 is a fully decoded, static, read/write, random access memory. It has a capacity of 1024-bits and is organized as 256 \times 4. The 2606 is fabricated with N-Channel silicon gate MOS technology and achieves an access time of less than 750 nanoseconds. No clocks are required and all interface signals are directly TTL compatible including the power supply.

FEATURES

- 256 x 4 ORGANIZATION
- STATIC OPERATION
- 750ns ACCESS TIME
- 750ns CYCLE TIME
- SINGLE 5 VOLT POWER SUPPLY
- TTL COMPATIBLE INPUTS AND OUTPUTS
- 200mW TYPICAL POWER DISSIPATION
- MULTIPLEXED DATA BUS
- TRI-STATE OUTPUTS
- N-CHANNEL SILICON GATE TECHNOLOGY
- STANDARD 300-MIL 16 PIN PACKAGE


APPLICATIONS

MICROCOMPUTER MEMORIES
PERIPHERAL DEVICES
TERMINALS
DATA BUFFERS


MAXIMUM GUARANTEED RATINGS(1)

Operating Ambient Temperature 0°C to +70°C Tot
N CHANNEL SILICON GATE MOS 2600 SERIES

PIN CONFIGURATION



BLOCK DIAGRAM



SIGNETICS 2606 FAMILY OF 256X4 RANDOM ACCESS READ/WRITE STATIC MEMORY

D. C. Operating Characteristics for 2606 and 2606-1


 $T_A = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +5V \pm 5\%$ unless otherwise specified. See Notes 3, 4, 5, 6 and 7.

SYMBOL	PARAMETER	MIN.	LIMITS TYP.	MAX.	UNIT	TEST CONDITIONS
ILI	Input load current			10	μΑ	V _{IN} = 0 to 5.25V
¹вн	Bus high current			10	μΑ	CE = 2.2V, V _{OUT} = 4.0V
^I BL	Bus low current			-100	μΑ	CE = 2.2V, VOUT = 0.45V
Icc	Power supply current		40	70 80	mA mA	All inputs = 5.25V Data bus open TA = 25°C TA = 0°C
VIL	Input low voltage	→0.5		+0.65	V	
V _t H	Input high voltage	2.2		Vcc	V	
VOL	Output low voltage			+0.45	V	IOL = 1.9 mA
Voн	Output high voltage	2.4			V	I _{OH} = -100 μA
CIN	Input capacitance		4	7	pF	VIN = 0V
C _{1/O}	Data bus capacitance		7	10	pF	V _{OUT} = 0V

NOTES

- 1. Stresses above those listed under "Maximum Guaranteed Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operation sections of this specification is not
- 2. For operating at elevated temperatures the device must be derated based on a +150 °C maximum junction temperature and a thermal resistance of 150 °C/W junction to ambient ("B" package).
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltages larger than the rated maxima.
- 4. Parameter valid over operating temperature range unless otherwise specified.
- 5. All voltage measurements are referenced to ground
- 6. Manufacturer reserves the right to make a design and process changes and improvements.
- 7. Typical values are at +25°C, nominal supply voltages, and nominal processing parameters

TIMING DIAGRAM



A. C. Operating Characteristics 2606-1 (500 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5\%$ unless otherwise specified. See Notes E, F, G & H.

WRITE CY	CLE A	MIN.	MAX.	UNITS	NOTES
tAW	Address to write time	150		ns	
tww	Write pulse width	300		ns	
twR	Write recovery time			ns	
tCS	Chip enable set-up	0		ns	
tCH	Chip enable hold	0		ns	
tDS	Data in set-up	280		ns	
tDH	Data in hold	0		ns	NOTE A
tWD	Write to data out disable delay		100	ns	NOTE D
tW	Write cycle time	500		ns	
WRITE CY	CLE B				
tAC	Address to chip enable time	150		ns	
tCW	Chip enable pulse width	300		ns	
tCR	Chip enable recovery time	50		ns	
tws	Write set-up	100		ns	NOTE B
twH	Write hold	0		ns	
tDS	Data in set-up	280		ns	
tDH	Data in hold	0		ns	NOTE A
tw	Write cycle time	500		ns	
READ CY	CLE				*
tR	Read cycle time	500		ns	
tA	Access time		500	ns	
tRO	Read to output enabled	75		ns	NOTE C
tCO	Chip enable to output enable	0		ns	NOTEC
tVC	Previous data valid with respect to chip disable	0	100	ns	
tvA	Previous data valid with respect to address change	50		ns	
tCV	Chip enable to data valid delay		300	ns	
tRC	Read to chip enable	50	1	ns	

NOTES

- A. Maximum $t_{\mbox{\footnotesize{DH}}}$ governed by potential conflict with data out during next cycle,
- B. Write set-up required to prevent data overlap, For write cycle B the R/W line will typically change with the addresses.
- C. R/W must be high and CE must be low in order for output buffers to turn on.
- D. The output buffers will turn off within the specified time after write mode is selected.
- E. Input levels swing between 0.65 volt and 2.2 volts. F. Input signal transition times are 20 ns.
- G. Timing reference level is 1.5 volts.
- H. Bus load is 100 pF, one TTL input and one TTL tristate output.

A. C. Operating Characteristics 2606-1 (500 ns Cycle Time)

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5\%$ unless otherwise specified. See Notes E, F, G & H.

WRITE CYCLE A		MIN.	MAX.	UNITS	NOTES
tAW	Address to write time	150		ns	
tww	Write pulse width	300		ns	
twR	Write recovery time	50		ns	
tCS	Chip enable set-up	0		ns	
tCH	Chip enable hold	0		ns	
tDS	Data in set-up	280		ns	
tDH	Data in hold	0		ns	NOTE A
tWD	Write to data out disable delay		100	ns	NOTE D
tw	Write cycle time	500		ns	
WRITE CY	CLE B				
tAC	Address to chip enable time	150		ns	
tCW	Chip enable pulse width	300		ns	
tCR	Chip enable recovery time	50		ns	
tws	Write set-up	100		ns	NOTE B
twH	Write hold	0		. ns	
tDS	Data in set-up	280		ns	
tDH	Data in hold	0		ns	NOTE A
tw	Write cycle time	500		ns	
READ CY	CLE				
tR	Read cycle time	500		ns	
tд	Access time		500	ns	
tRO	Read to output enabled	75		ns	NOTE C
tCO	Chip enable to output enable	0		ns	NOTE C
tVC	Previous data valid with respect to chip disable	0	100	ns	
tVA	Previous data valid with respect to address change	50		ns	
tCV	Chip enable to data valid delay		300	ns	
tRC	Read to chip enable	50		ns	

NOTES

- A. Maximum toH governed by potential conflict with data out during next cycle.
- B. Write set-up required to prevent data overlap. For write cycle B the R/W line will typically change with the addresses.
- C. R/W must be high and CE must be low in order for output buffers to turn on.
- D. The output buffers will turn off within the specified time after write mode is selected.
- E. Input levels swing between 0.65 volt and 2.2 volts.
- F. Input signal transition times are 20 ns.
- G. Timing reference level is 1.5 volts.
- H. Bus load is 100 pF, one TTL input and one TTL tristate output.

CIRCUIT FUNCTION DESCRIPTION

The Signetics 2606 is a 256 x 4 static, random access, read/write memory. It is divided into 4 arrays, each with 32 rows and 8 columns. Individual rows are selected by one of the thirty two decoders controlled by the A3 through A7 inputs. Individual columns are likewise selected by one of the eight column decoders controlled by the A0 through A2 inputs. During a read or write cycle, a cell from each of the four arrays will be selected. Thus, data is written into read from the four arrays through the four I/O terminals in parallel. Once a cell is selected, its output is sensed by a differential amplifier which drives the tri-state output buffer. The output buffer is enabled by applying a high input at the R/ $\overline{\rm W}$ terminal and a low input at the $\overline{\rm CE}$ terminal. New data is entered through the I/O terminals with both the $\overline{\rm CE}$ and R/ $\overline{\rm W}$ terminals at the low state.

CHIP ENABLE

The \overline{CE} affects both the R/ \overline{W} and I/O terminals. A write or read operation can take place only if the \overline{CE} input is in the low state. When the \overline{CE} input is in the high state, the output buffer is turned off and the input circuitry is disabled. The output buffer will be disabled less than 100ns after the CE input goes to a high state and will be enabled less than 150ns after the \overline{CE} input goes to a low state.

READ/WRITE (R/W)

Read and write operations are controlled by the R/\overline{W} terminal for enabled chips. A low state on the R/\overline{W} input selects the write mode and disables the tri-state output buffer. The output buffer will be disabled less than 100ns after the R/\overline{W} input goes to a low state and will stay disabled for at least 75ns after the R/\overline{W} input goes to a high state. A high state on the R/\overline{W} input selects the read mode and disables the data input circuitry.

INPUT/OUTPUT (I/O)

The four I/O terminals are used for both input and output data transfer. In order to perform a minimum length write cycle with a timed read/write pulse (WRITE CYCLE A). there will be an overlap of the input and output data. This overlap occurs because in this mode the output buffer is controlled by the read/write line, and it does not turn off before input data is required. Input data must be able to dominate the bus. With the input and output data contending for control of the I/O bus, there can be large current spikes at the I/O terminals. The 2606 is designed to operate under these overlap conditions. The overlap can be avoided by extending the write cycle time to allow a delay in the data input. Alternatively, as shown in WRITE CYCLE B, the chip enable input can become the timed signal and the overlap is avoided with no sacrifice in cycle time. In this case the R/W line becomes an input level much like another address line.

sinnetics

4096-BIT READ/WRITE RANDOM 2604

PRELIMINARY SPECIFICATIONS

MOS 2600 SERIES

DESCRIPTION

Signetics 2604 is a high speed, fully decoded, dynamic, read/write, random access memory. It is organized as 4096X1 and achieves an access time of less than 300ns. All inputs except the CE Clock are fully TTL compatible and no special drivers or level shifters are required. The tri-state output buffers can drive 2 standard TTL loads.

The CE Clock is the only high level input required for the 2604. It is a low capacitance load and uses a nominal 12 volt signal swing. When the CE Clock goes low, internal signal nodes are pre-charged and the memory then assumes its standby mode and consumes very little power. All active operations are performed with the clock high.

The 2604 is a dynamic memory and each bit must be periodically refreshed. The internal organization allows refreshing to be accomplished by performing an operation at each of the 64 row addresses (derived from inputs An-An) every 2 milliseconds. The chip need not be selected during the refresh cycles.

FEATURES


- Capacity of 4096-bits
- Access time 300ns maximum
- Cycle time 470ns maximum
- Ion-implanted N-channel silicon gate MOS technology
- Standard supply voltages of +12, +5, -5 volts
- · Single low capacitance high level clock input
- Address, control and data inputs fully TTL compatible
- Latches for address and control inputs provided on chip
- TTL tri-state output buffer
- Low power dissipation
- Standard 22-pin dual-in-line package

MAXIMUM GUARANTEED RATING*

Operating ambient temperature 0° C to $+70^{\circ}$ C Storage temperature -65°C to +150°C All voltages with respect to V_{RR} -0.3 to +20 volts

*Stresses above those listed may cause permanent damage to the device. These are stress ratings only and functional operation under these conditions is not implied.

PIN CONFIGURATION



PIN DESCRIPTION

Chip Enable Clock -

The master operating signal input is called the Chip Enable Clock. This signal is the only non-TTL-level input required to operate the 2604. Internal operations are executed while Chip Enable is in the "high" state. When Chip Enable is low, the 2604 is in the standby state (low power consumption) pre-charging internal nodes in preparation for the next memory cycle.

Chip Select -

The data in, data out, and read/write functions are all affected by the Chip Select input. Data is not accepted on the Data In terminal unless Chip Select and Read/Write are low. The write state of the Read/Write terminal is not recognized unless Chip Select is low. The output drivers are disconnected (tri-state) unless Chip Select has gone low at the appropriate time in a given cycle. Chip Select may be changed to the low state any time during a cycle as long as the correct write pulse timing is maintained. However, if Chip Select goes low more than 80 nsec into the cycle, the access time is lengthened accordingly. Chip Select may go high anytime after the minimum Chip Select pulse width requirement has been met. The chip remains selected for the remainder of the cycle. As with all other inputs to the 2604 except Chip Enable, Chip Select responds to a standard TTL-level signal without an external pull-up resistor.

PIN DISCRIPTION (cont.)

Read/Write -

Whether a given memory cycle is a read or a write cycle is determined by the Read/Write input. When Read/Write is high and the chip is selected, a read cycle is executed. When Read/Write is low and the chip is selected, a write cycle is executed. The internal write pulse width is determined by the falling edge of Chip Select or Read/Write, whichever is later, and the trailing edge of Read/Write.

Addresses -

All address inputs respond to TTL-level signals. The addresses in a given cycle must be stable before Chip Enable goes high. Addresses are latched on the 2604 so that the address inputs can change after the address hold time requirements have been met.

Data-in -

Input data is supplied to the 2604 on the Data-in terminal. This TTL-compatible input is used during a write cycle or read-modify-write cycle.


Data Out -

The output buffer is a totem-pole tri-state structure that will drive two standard TTL loads. The high impedance (disconnect) state occurs when Chip Enable is low or when the Chip Select input is high. When enabled, the output goes to a TTL "O" level before valid data appears. Output data is the complement of input data.

NOTES

- 1. This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge Nonetheless, it is suggested that conventional precautions be taken to avoid applying any voltage larger than the rated maximum.
- 2. Typical values are at +25°C and nominal supply voltages.
- 3. Valid data is always preceded by a logic "0" output when the output buffers are enabled 4. If CS goes low later than maximum t_{CSD}, data access time, and therefore cycle time, are increased accordingly
- If CS goes low after R/W goes low, t_{DS} is with respect to the falling edge of CS rather than R/W.
 The internal write signal is a combination of CS and R/W. As a result, the internal write pulse width is a function of t_{WCH} as well as t_{WW}.
 Depends on output loading. The V_{CC} supply is connected to the output buffer only.

BLOCK DIAGRAM



SIGNETICS 4096 - BIT READ/WRITE RANDOM ACCESS DYNAMIC MEMORY = 2604

DC CHARACTERISTICS TA = 0°C to 70°C, recommended supply voltage range (all voltages referenced to VSS)

	PARAMETER	CONDITIONS	MIN	TYP(2)	MAX	UNIT
ViH	Input high voltage (non-clock inputs)		2.2		V _{DD}	٧
VIL	Input low voltage (non-clock inputs)		-0.6		0.6	V
Vсн	Clock input high voltage		V _{DD} -1	V _{DD}	V _{DD} +1	V
VCL	Clock input low.voltage		-0.6		0.6	V
11	Input current (all inputs)	VIN = +5 volts			10	μΑ
lLO	Output leakage current	VOUT = +5 volts, output disabled			10	μΑ
IBB	VBB supply current	VBB = -5 volts, VDD = 12 volts, VSS = 0 volts			100	μΑ
^I DD1	VDD supply current during CE clock high			40	60	mA
IDD2	V _{DD} supply current during CE clock low			0.2	0.5	mA
IDD3	Average VDD supply current during two or tRC	tCE = 320 ns, tWC = tRC = 470 ns	-	33		mA
I _{DD4}	Average VDD supply current during tRMWC	tCE = 560 ns, tRMWC = 710 ns		35		mA
I _{CC1}	VCC supply current (operating)	Note 7				
ICC2	VCC supply current				100	μΑ
v_{OH}	Output high voltage	I _{OUT} = -2.0 mA	2.4		Vcc	V
v_{OL}	Output low voltage	IOUT = 3.2 mA			0.4	\ \ \

RECOMMENDED SUPPLY VOLTAGES Measured with respect to $V_{\mbox{SS}}$

BADAMETED	LIMITS						
PARAMETER	MIN	TYP	MAX	UNIT			
V _{DD}	11.4	12.0	12.6	٧			
V _{BB}	-4.5	-5.0	~5.5	V			
VCC	4.5	5	V _{DD}	٧			
v_{SS}		0.0		V			

AC CHARACTERISTICS T_A = 0°C to 70°C, recommended supply voltage range

	PARAMETER	CONDITIONS	MIN	TYP(2)	MAX	UNIT
tREF	Time between refresh	T _A = 70°C			2	ms
C _{IN1}	Input capacitance (addresses and read/write)	V _{CL} = 0 V V _{DD} = 12 V		5	7	pF
C _{IN2}	Input capacitance (Chip select and data in)	V _{BB} = -5 V V _{CC} = 5 V f = 1 mHz		4	6	pF
COUT	Output capacitance	V _{CL} = 0 V V _{DD} = 12 V		5	7	pF
CINC	Clock input capacitance	V _{CH} = 12 V V _{BB} = -5 V V _{CL} = 0 V V _{CC} = 5 V F = 1 mHz		18 23	22 27	pF pF

SIGNETICS 4096 - BIT READ/WRITE RANDOM ACCESS DYNAMIC MEMORY ■ 2604

AC CHARACTERISTICS (Cont'd.)

PARAMETER		CONDITIONS	MIN	TYP (2)	MAX	UNI
	READ CYCLE					
tR	Read cycle time		470			ns
tCE	Chip enable pulse width		320			ns
tCE	Chip enable pulse width		150			ns
tAS	Address set-up time		0			ns
tAH	Address hold		150			ns
tCSS	Chip select set-up time		240			ns
tCSW	Chip select width		150			ns
tRS	Read set-up time		0			ns
tRH	Read hold time		40			ns
tCEO	Chip enable to output enabled	Note 3		150		
tOD	Chip enable to output disabled		10			ns
^t ACC	Chip enable to DATA valid				300	ns
tCSO	Chip select to output delay				220	ns
tCSD	Chip select delay from CE clock	Note 4			80	ns
WRITI	E CYCLE					
tw	Write cycle time		470			ns
tCE	Chip enable pulse width		320			ns
tCE	Chip enable pulse width		150			ns
tAS	Address to chip enable set-up time		0			ns
tAH	Address hold time		150			ns
tCSS	Chip select set-up time		240			ns
tCSW	Chip select width		150			ns
tws	Write set-up time		240			ns
tww	Write pulse width		200			ns
tDS	Data set-up time with respect to R/W	Note 5	0			ns
tDH	Data hold time with respect to CE clock		40			ns
tWCH	Write to chip select hold time	Note 6	200			ns


SIGNETICS 4096 - BIT READ/WRITE RANDOM ACCESS DYNAMIC MEMORY ■ 2604

AC CHARACTERISTICS (Cont'd.)


	PARAMETER	CONDITIONS	MIN	TYP (2)	MAX	UNIT
READ-MODIFY-WRITE CYCLE						
tRMW	Read-modify-write cycle time		710			ns
tCE	Chip enable clock pulse width		560			ns
tCE	Chip enable pulse width		150			ns
tAS	Address to chip enable set-up time		0			ns
tAH	Address hold time		150			ns
tCSS	Chip select to write pulse set-up time		240			ns
tCS	Chip select pulse width		150			ns
tRS	Read to chip enable set-up time		0			ns
tRH	Read to chip enable hold time		320			ns
tww	Write pulse width		200			ns
tws	Write set-up time		240			ns
t∨w	Previous data valid with respect to write pulse		50			ns
tCSD	Chip select delay from CE clock	Note 4			80	ns
tDS	Data set-up time with respect to write pulse		0			ns
tDH	Data hold time with respect to CE clock		40			ns
tOD	Chip enable to output disabled		10			ns
tCEO	Chip enable to output enabled			150		ns
tACC	Chip enable to data valid				300	ns

SIGNETICS 4096 - BIT READ/WRITE RANDOM ACCESS DYNAMIC MEMORY ■ 2604


READ CYCLE TIMING



WRITE CYCLE TIMING



READ-MODIFY-WRITE CYCLE TIMING



INTERNAL OPERATION

The basic memory cell used in the 2604 consists of a single transistor and a storage capacitor (Q_1 and C_s , respectively, in Figure 1). Cells are organized in 64 rows and 64 columns. Individual rows are selected by decoding addresses A_0 through A_5 while the states of addresses A_6 through A_{11} determine which column is selected.

There is a differential sense amplifier for each column. These sense amplifiers are located in the center of the memory matrix. On each side of this row of sense amplifiers is a row of reference cells. As shown in Figure 2, a reference voltage generator is connected to the storage capacitor in each reference cell. When the Chip Enable clock is low, a voltage that is approximately halfway between a "1" level and a "0" level is directly written into the reference cell capacitors. At the same time, the voltage across the sense amplifier is reduced to zero through the device controlled by an internal clock signal, 0.

When Chip Enable goes high the addresses are gated into the 2604, and the decoders select one of 64 rows and one of 64 columns plus a reference row. The reference row this is selected is always on the opposite side of the sense amplifiers from the selected row. When a given data row is

selected, all the cells on the row share their charge with the parasitic capacitance on its half of the respective columns. At the same time, the appropriate reference row shares its charge with the parasitic capacitance on its half of the respective columns. This charge sharing results in a particular voltage level on each column that is a function of the data stored in each cell in the selected row. This voltage is either higher or lower than that on the reference cell side of the sense amplifier, which resulted from the reference cell's sharing charge on its half of the column. This voltage difference is amplified and latched in the sense amplifier when On, an internal clock signal, goes high. The resulting amplified logic level is then restored on the storage capacitors in the 64 cells on the selected row. This restoration is necessary since each cell shared its charge state with its column. The latched data on the selected column is then steered to the output buffer through the column switching matrix

A write operation is performed in much the same manner except that the selected column is connected to the data input line. Then the sense amplifier is forced to latch according to the input data. All other cells on the selected row are refreshed during the write cycle.

FIGURE 1





FIGURE 2



signetics

ROM / PROM SELECTION GUIDE

Туре		Confi- guration	Output	Signetics Part No.
ΠL	ROM	256×4	OC TS	82S226 82S229
		512x4	OC TS	82S230 82S231
		256x8	TS	8204/S214
		512x8	TS	8205/S215
		1024x4	TTL	8228

Туре		Org.	Output	Signetics Part No.
TTL	PROM	32x8	OC TS	82S23 82S123
		256x4	OC TS	82S126 82S129
		512x4	OC TS	82S130 82S131
		256x8	TS	82S114
	de contraction de la contracti	512x8	TS	82S115
	FPLA	16x48x8	TS OC	82S100 82S101
ECL	PROM	32x8	OE	10139
		256x4	OE	10149

Ту	pe	Org.	Max. Access Time (ns)	Signetics Part No.
MOS	ROM	64x8x5 64x6x8 64x9x9 512x8 2048x4 1024x8	600 600 700 700 950 650	2513 2516 2526 2530 2580 2608

OC = Open Collector TS = Tri-State

TTL = Totem Pole

OE = Open Emitter

For further information on these devices request "SIGNETICS ROM/PROM BOOKLET" from your local Sales Office/Distributor.

sinnetics

ECL 64x1 RAMS 10140

-30 to +85°C CERDIP ADVANCED INFORMATION DIGITAL 10,000 ECL SERIES 10151

DESCRIPTION

The 10140, 10148 and 10151 are 64 Bit ECL Random Access Memories (RAM's) organized as 64 words with 1 bit per word. The words are selected by six binary address lines; full word decoding is incorporated on the chip. Two chip enable input lines are provided for additional decoding flexibility. The chip is disabled when either chip enables are high, which causes the output of the 10140 and 10148 to go low.

The 10151 has an internal latch on the chip to provide the Write-While-Read capability. When the latch control line, L is a "1" and data is being read from the 10151 the latch is effectively bypassed. The data at the output will be that of the addressed word. When I goes from a logic "1" to logic "O" the outputs are latched and will remain latched regardless of the state of any other address or control line. When L goes from "O" to "1" the outputs unlatch and will take the state of the addressed word. The 10151 and 10148 logic levels are fully compatible with the 10,000 series and are specified for driving a 50Ω load. The 10140 is compatible with series 10,000 ECL except the output is specified for driving a 90Ω load.


FEATURES

- 10 ns TYPICAL ACCESS TIME
- 16 PIN PACKAGE
- ON THE CHIP LATCH (AVAILABLE ON 10151)
- ON THE CHIP DECODING
- TWO CHIP ENABLE CONTROL LINES
- HIGH IMPEDANCE INPUTS 50k OHM PULL-DOWN
- OPEN EMITTER OUTPUTS

APPLICATIONS

SCRATCH PAD MEMORY **BUFFER MEMORY ACCUMULATOR REGISTER** CONTROL STORE

LOGIC DIAGRAM



TRUTH TABLE (10151)

CE	RW	ī	MODE	OUTPUTS
0	0	0	Write Data	
0	0	1	Write Data	
0	1	0	Read	Data stored in addressed word
0	1	1	Read	Data stored in addressed word
1	0	0	Chip Disabled	Data from last address when
				CE = "0"
1	0	1	Chip Disabled	Logical "1"
1	1	0	Chip Disabled	Data from last address when
				CE = "0"
1	1	1	Chip Disabled	Logical "1"

ABSOLUTE MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT Vdc	
Power Supply Voltage (VCC = 0)	VEE	-8		
Input Voltage (V _{CC} = 0)	Vin	0 to V _{IL} min	Vdc	
Output Source Current	I _o	40	mAdc	
Storage Temperature Range	T _{stg}	-55 to +125	°C	
Operating Junction Temperature	Тј	110	°c	
Operating Temperature Range	TA	-30 to +85	°C	
Power Supply Regulation Required	<u>-</u>	±10% ±5%	_	

V_{CC1} = V_{CC2} = Gnd


SWITCHING CHARACTERISTICS $T_A = 25^{\circ}C$, $R_L = 50\Omega$ for 10148 and 10151, $R_L = 90\Omega$ for 10140

CHARACTERISTIC	SYMBOL	MIN	TYP	MAX	UNIT
Chip Enable					
Turn-On	tCE-D+	_	8	12	ns
Turn-Off	tCE+D-	-	8	12] "
Access Time for Address to Output					
	t _{A+D+}	_	10	15	
	t _{A+D-}	-	10	15	ns
	t _{A-D+}	_	10	15	113
	t _{A-D-}	-	10	15	
Write Pulse Width	tw(R/W)	10			ns
Chip Enable Pulse Width	tw(CE)	13			ns
Set-Up Time for Data to Write	t _{set} (D±R/W+)	10			ns
Set-Up Time for Data to Chip Enable	t _{set} (D±CE+)	10			ns
Set-Up Time for Write to Chip Enable	t _{set} (W-CE+)	10			ns
Set-Up Time for Chip Enable to Write	t _{set} (CE-R/W+)	13			ns
Set-Up Time for Data to Latch (10151 only)	t _{set} (D±I-)				ns
Set-Up Time for Latch Release to Data (10151 only)	t _{set(I+D±)}				ns
Set-Up Time for Latch to Address (10151 only)	t _{set(I-A±)}				ns

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $R_L = 50\Omega$ for 10148 and 10151, $RL = 90\Omega$ for 10140

CHARACTERISTIC	SYMBOL	MiN	TYP	MAX	UNIT
Power Supply Drain Current	l _{EO}				mAdc
$(V_{EE} = -5.2 \text{ V})$		_	80	_	
Input Current					μAdc
(V _{IH} = -0.810 V, V _{EE} = -5.2 V)	l _{in} H	-	-	265	
(V _{IL} = -1.850 V, V _{EE} = -5.2 V)	linL	0.5			
Output Voltage					
Logic "1"	Voн				Vdc
$(V_{IH} = -0.810 \text{ V}, V_{IL} = -1.850 \text{ V}, V_{EE} = -5.2 \text{ V})$		-0.960		-0.810	
Logic "0"	VOL				Vdc
$(V_{IH} = -0.810 \text{ V}, V_{IL} = -1.850 \text{ V}, V_{EE} = -5.2 \text{ V})$		-1.990	_	-1.650	
Threshold Voltage					
Logic "1"	VQHA				Vdc
$(V_{1HA} = -1.105 \text{ V}, V_{1LA} = -1.475 \text{ V}, V_{EE} = -5.2 \text{ V})$		-0.980			
Logic "0"	VOLA			1	Vdc
$(V_{1HA} = -1.105 \text{ V}, V_{1LA} = -1.475 \text{ V}, V_{EE} \approx -5.2 \text{ V})$		_	-	-1.630	





Signetics

10145 F, I -30°C to +85°C DIGITAL 10.000 ECL SERIES

DESCRIPTION

The 10145 is an ECL 64-bit read-write random access memory organized as 16 words of 4 bits each. Words are selected through fully decoded and buffered inputs when the chip enable (CE) is low. Data is written into the selected word by bringing the READ/WRITE input low. Cutputs are low during write.

On-chip input pulldown resistors allow any unused inputs to be left open. Open emitter outputs allow corresponding bits of different devices to be tied together to form a "Wire OR" logic connection.

The 10145 utilizes separate internal metal systems and wire bonds for V_{CC1} and V_{CC2}. The exceptionally high speed of the 10145 makes it particularly suited for register file and and scratch pad applications.


FEATURES

- 8.5ns ADDRESS ACCESS TIME (TYP)
- INPUT PULLDOWN RESISTORS
- OPEN EMITTER OUTPUTS AND CHIP ENABLE IN-PUT FOR MEMORY EXPANSION
- 50 Ohm OUTPUT SPECIFICATION
- SINGLE -5.2V POWER SUPPLY
- FULLY DECODED INPUTS
- FULLY COMPATIBLE WITH SIGNETICS 10,000 SERIES FAMILY OF INTEGRATED CIRCUITS

APPLICATIONS

SCRATCH PAD MEMORIES **BUFFER MEMORIES** REGISTER FILES **CONTROL STORES**

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS $V_{EE} = -5.2V$, $V_{CC} = 0V$, $R_L = 50\Omega$ TO -2.0V

	PARAMETER	TEST CONDITIONS	TEMP	MIN	TYP	MAX	UNIT
ΙĘ	Supply Current		25°C		116	145	mA
INH	Input Current (Pins 3, 6, 7, 9, 10)	VIN = VIH MAX.	25°C			200	μΑ
INH	Input Current (Pins 4, 5, 11, 12)	VIN = VIH MAX.	25°C			220	μΑ
INH	Input Current (Pin 13)	VIN = VIH MAX.	25°C			455	μΑ
INL	Input Current (All Inputs)	VIN = VIL MIN.	25°C	0.5			μΑ

ELECTRICAL CHARACTERISTICS (Cont'd)


PA	RAMETER	TEST CONDITIONS	ТЕМР	MIN	TYP	MAX	UNIT
Voн	Output Voltage	V _{IN} = V _{IH} MAX., V _{IL} MIN.	-30°C 25°C 85°C	-1.06 96 89		89 81 70	Vdc
VOL	Output Voltage	VIN = VIH MAX., VIL MIN.	-30°C 25°C 85°C	-1.89 -1.85 -1.825		-1.675 -1.65 -1.615	Vdc
Vона	Output Voltage (Threshold)	VIN = VIHA, VILA	-30°C 25°C 85°C	-1.08 98 91			Vđc
Vola	Output Voltage (Threshold)	V _{IN} = V _{IHA} , V _{ILA}	-30°C 25°C 85°C			-1.655 -1.63 -1.595	Vdc

SWITCHING CHARACTERISTICS V_{EE} = -3.2V, V_{CC} = 2V, R_L = 50 Ω to gnd


	PARAMETER	MIN	TYP	MAX	UNITS
tCE − Q+, tCE + Q−	Access Time — Chip Enable to Output		5.0	7.5	ns
tA + Q +, tA - Q +	Address to Output		8.5	13.0	ns
tA + Q-, tA - Q -					
	Write Strobe Mode			:	
tSET(D± R/W+)	Data Set-up	11.0	7.5		ns
tSET(CE- R/W+)	Chip Enable Set-up	16.5	11.0		ns
tSET(A± R/W−)	Address	5.3	3.5		ns
tHOLD(D∓ R/W+)	Data Hold	4.5	3.0		ns
tHOLD(CE + R/W+)	Chip Enable Hold	4.5	3.0		ns
tHOLD(A∓ R/W+)	Address Hold	5.3	3.5		ns
tR/W+ Q+, tR/W+ Q-	Recovery Time		7.5	11.0	ns
tw(R/₩)	Write Pulse Width	11.0	7.5		ns
	Chip Enable Strobe Mode				
tSET(D± CE+)	Data Set-up	11.0	7.5		ns
tSET(R/W~ CE+)	Read/Write Set-up	16.5	11.0		ns
$^{t}SET(A\pm\overline{CE}-)$	Address Set-up	4.5	3.0		ns
^t HOLD(D∓ CE +)	Data Hold	4.5	3.0		ns
$^{t}HOLD(R/\overline{W} + \overline{CE} +)$	Read/Write Hold	4.5	3.0		ns
tHOLD(A∓ CE+)	Address Hold	4.5	3.0		ns
tW(CE)	Chip Enable Pulse Width	11.0	7.5		ns
t+	Rise Time (20%-80%)	1.1	2.5	4.0	ns
t	Fall Time (20%-80%)	1.1	2.5	4.0	ns


TEST VOLTAGE VALUES Vdc ± 1%										
@ Test Temperature	VIH max	V _{IL min}	VIHA min	VILA max	VEE					
-30°C	-0.890	-1.890	-1.205	-1.500	-5.2					
+25°C	-0.810	-1.850	-1.105	-1.475	-5.2					
+85°C	-0.700	-1.825	-1.035	-1.440	-5.2					

TIMING DIAGRAMS



TIMING DIAGRAMS (Cont'd)







10144

ADVANCED INFORMATION DIGITAL 10000 ECL SERIES

DESCRIPTION

The 10144 is an ECL 256-bit read-write random access memory organized as 256 words of 1 bit each. Words are selected through fully decoded and buffered inputs when the chip enable (CE) is low. Data is written into the selected word by bringing the READ/WRITE input low. Outputs are low during write.


On-chip input pulldown resistors allow any unused inputs to be left open. Open emitter outputs allow corresponding bits of different devices to be tied together to form a "Wire OR" logic connection.

The exceptionally high speed of the 10144 makes it particularly suited for register file and scratch pad applications.

FEATURES

- 20ns ADDRESS ACCESS TIME (TYP)
- INPUT PULLDOWN RESISTORS
- OPEN EMITTER OUTPUTS AND CHIP ENABLE INPUT FOR MEMORY EXPANSION
- 50 Ohm OUTPUT SPECIFICATION
- SINGLE -5.2V POWER SUPPLY
- FULLY DECODED INPUTS
- FULLY COMPATIBLE WITH SIGNETICS 10,000 SERIES FAMILY OF INTEGRATED CIRCUITS


PIN CONFIGURATION



APPLICATIONS

SCRATCH PAD MEMORIES BUFFER MEMORIES REGISTER FILES CONTROL STORES

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS $V_{EE}^{=-5.2V}$ VCC =OV $R_L^{=50}$ TO -2.0V $T_A^{=25}$ °C


			TEST LIMITS							
Characteristic	Symbol	Conditions	Mii	1. Тур	o. Max.	Units				
Supply Current	IEE	V _{in} +V _{IH} max, Vilmin (in any logic combination)		80	112	mA				
Input Current	I _{in} H	Vin = VIH max			200	μA				
Input Current	I _{in} L	Vin = VIL min	0.5			μΑ				
High Output Voltage	VOH	Vin = VIH max, VIL min	-0.96	5	- 0 .81	Vdc				
Low Output Voltage	VOL	Vin = VIH max VIL min	-1.8	5 -1.7	-1.65					
High Output (Threshold)	V _{OHA}	Vin = VIHA, VILA	-0.98	3		Vdc				
Low Output (Threshold)	V _{OLA}	Vin = VIHA, VILA			-1.63	Vdc				

	Test Voltage Values (Volts)								
V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	Temperature					
-0.890	-1.890	-1.205	-1.500	- 3 0°C					
-0.810	-1.850	-1.105	-1.475	25°C					
-0.700	-1.825	-1.035	-1.440	+85°C					

SWITCHING CHARACTERISTICS $V_{EE}^{=-5.2V}$ VCC =OV $R_L^{=50}$ TO -2.0V $T_A^{=25}$ °C

Characteristic	See	Min.	Max.	Units
Chip Enable Access	1		10	ns
Address Access ^T A (A-Q)	2		30	ns
Write Cycle Time* (Total)	3		45	ns
Address Setup Time T _S (A-W)	3		10	ns
Write Pulse Width PW (W)	3	4	22	ns
Address Hold Time T _H (W-A)	3		10	ns
Chip Enable Setup T _S (CE-W)	3		25	ns
Data Setup Time T _S (D-W)	3 4		25 25	ns ns
Chip Enable Hold T _H (W-CE)	3		3	ns
Data <u>H</u> old Time T _H (W-D)	3		3	ns
Write Recovery T _R (W-Q)	4		20	ns
Rise and Fall Time T _R T _F (20-80%)	_	1.1	4.0	ns
Write Disable Time T _D (W-Q)	4	5	10	ns

^{*}Write Cycle Time Equals Sum of T_S (A-W); PW (W); TH (W-A)



DESCRIPTION

The 8220 CAM Element is a high speed monolithic array, incorporating the necessary addressing logic and eight identical memory cells organized as four words, each being two bits long. In reference to data-in/data-stored, the 8220 can be conditioned to perform the following functions: associate, write-in only, and read-out only.

When addressed into the "ASSOCIATE" mode, this element offers the novel capability of data association, where each cell (M_{nj}) will respond with a "Match" or "Mismatch" answer (Y_n) to each bit presented to the data inputs (I_j) , depending on presence or absence of an alike bit stored within the cell.

Write-in can be simultaneously done to all bits, or one bit at a time. Read-out of stored information is performed on one word at a time. Cell-selection for read and write is performed by proper addressing of Y_n and A_n lines.

The element's output structures $(Y_n \text{ and } D_j)$ are of the "bare collector" variety and can be mutually connected, thus allowing direct expansion when multiple packages are employed. Expansion of the CAM may be implemented in

DIGITAL 8000 SERIES TTL/MEMORY

both directions, i.e., in the word length and in the number of words.


The CAM circuit structure is the familiar TTL type (DCL Family) and fully compatible with TTL and DTL input/ output structures.

FEATURES

- WRITE ENABLE CONTROL LINES
- ASSOCIATE CONTROL LINES
- ADDRESS SELECT CONTROL LINES
- ASSOCIATES IN 20nsec TYP.
- 16 PIN PACKAGE (1/3 SIZE OF 24 PIN PACKAGE)
- OPEN COLLECTOR OUTPUTS
- DIODE PROTECTED INPUTS

APPLICATIONS DATA-TO-MEMORY COMPARISON PATTERN RECOGNITION HIGH SPEED INFORMATION RETRIEVAL CACHE MEMORY AUTO CORRELATION VIRTUAL MEMORY LEARNING MEMORY

LOGIC DIAGRAM



ELECTRICAL CHARACTERISTICS

 0° C \leq T_A \leq 75 $^{\circ}$ C; 4.75V \leq V_{CC} \leq 5.25V

		LIMITS		_		Āj					NOTES
CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	Wj Aj		Ij	Yi	Yk	Dj	NOTES
"0" Output Voltage											
Yn			0.4	v	2.0V	0.8V	2.0∨	30mA			8,9
			0.6	V	2. 0 V	0.8V	2.0V	60mA			
Dj			0.4	v	2.0V	2.0V			0.8∨	20mA	8,9
			0.6	v	2.0V	2.0V			V8.0	40mA	
"1" Output Leakage Current											
Yn			125	μА		2.0V					10
Dj			100	μА				0∨	0∨		10
"1" Input Current											
lj and $\overline{A_{j}}$			40	μΑ		4.5V	4.5V				
$\overline{W_j}$			80	μА	4.5V						
"0" Input Current											
lj, Yn and Aj W _j	-0.1		-1.2	mA		0.4V	0.4∨	0.4V			
\overline{w}_{j}			-2.4	mA		L		l			<u> </u>
Power Consumption		85/ 425	118/ 590	mA/mW	V _{CC} =	5.0 Volts					

SWITCHING CHARACTERISTICS

 $0 \le T_A \le 75^{\circ}C$, $4.75V \le V_{CC} \le 5.25V$

CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	NOTES
Delay Time					
Associate (Aj to Yn)		20	35	ns	See Notes 8 & 11
Associate (Ij to Yn)		45	65	ns	See Notes 8 & 11
Read-Out (Yn to Dj)		30	45	ns	See Notes 8 & 11
Write-In to Read-Out (Wj to Dj)	-	45	65	ns	See Notes 8 & 11
Write Pulse Width	35	20		ns	See Notes 8 & 11
Ij Set-Up Time (ISO)	10			ns	See Notes 8 & 11
lj Hold Time (HO)	10			ns	See Notes 8 & 11


NOTES

- 1. All voltage and capacitance measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
- 2. All measurements are taken with ground pin tied to zero volts.
- Positive current is defined as into the terminal referenced.
- 4. Positive NAND logic definition: "UP" Level = "1", "DOWN" Level = "0".
- 5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- 6. Measurements apply to each gate element independently.
- 7. Manufacturer reserves the right to make design and process changes and improvements.
- 8. Prior to this test write in a "0" in all or desired Memory cells as follows: Wj = Ij = 0V, Aj = V_{CC} .
- 9. Output sink current is supplied through a resistor to V_{CC}.
- 10. Connect an external 1K ohm + 1% resistor from V_{CC} to the output terminal for this test.
- 11. See AC test Figures on the following pages.

SIGNETICS 8-BIT CAM = 8220


MODE OF OPERATION

FUNCTION	$\overline{W_0} \overline{W_1} \overline{A_0} \overline{A_1} I_0 I_1$	REMARKS (Ref. Definitions & Glossary)	FUNCTION	$\overline{\mathbb{W}}_0 \overline{\mathbb{W}}_1 \overline{\mathbb{A}}_0 \overline{\mathbb{A}}_1 \mathbb{I}_0 \mathbb{I}_1$	REMARKS (Ref. Definitions & Glossary)		
HOLD	1 1 1 1 x x	NO OPERATION	HOLD	1 1 1 1 x x	NO OPERATION		
ASSOCIATE		$ \begin{array}{c} \textbf{Output} \\ \textbf{Question} \\ ? \\ 1_1 = M_{i1} \\ . \\ NO \qquad -Y_i = Y_k = 0 \\ \\ NO \qquad -Y_i = Y_k = 0 \\ \\ ? \\ O = M_{i0} \\ . \\ NO \qquad -Y_i = Y_k = 0 \\ \\ . \\ NO \qquad -Y_i = Y_k = 0 \\ . \\ . \\ . \\ NO \qquad -Y_i = Y_k = 0 \\ . \\ . \\ . \\ . \\ . \\ . \\ . \\ . \\ . \\$			Forced Y ₁ Y _k Y _k Y _k Y _k WRITE I ₁ into M _{i1}		
		$ \begin{bmatrix} 10^{-10i_{10}} \\ NO & -Y_{i} = Y_{k} = 0 \end{bmatrix} $ $ \begin{bmatrix} 11 = M_{i1} \\ snd \\ 10 = M_{i0} \end{bmatrix} $ $ YES - Y_{i} = 1, Y_{k} = 0 $ $ NO - Y_{i} = Y_{k} = 0 $		1 1 1 1 x x 1 1 1 1 x x	1 0 $D_0 = \frac{1 \cdot 1F M_{10} = 1}{0 \cdot 1F M_{10} = 0}$ 1 0 $D_1 = \frac{1 \cdot 1F M_{10} = 0}{0 \cdot 1F M_{11} = 0}$ 0 0 $D_0 = D_1 = 1$		



AC TEST FIGURES AND WAVEFORMS (Cont'd)


WRITE DELAY PULSE **≨220**Ω 51Ω Dn -O OUT PUT D. PULSE 30 pl




NOTES:

- 1. A_o = \overline{A}_1 = "1".
- 2. Let all non-selected Y's = "0".
- 3. W's pulse width is 40ns @50% points.

READ DELAY





NOTES:

- 1. A tested bit must store a "0".
- 2. $\overline{W}_0 = \overline{W}_1 = "1"$ 3. $\overline{A}_0 = \overline{A}_1 = "1"$
- 4. All non-tested Y's = "0".

GENERAL NOTES FOR AC TESTING:

- 1. Use 5k Probes for all AC tests TEK 169 or equivalent.
- 2. The Pulse Generator signal should consist of the following Frequency: 10 MHz ±5 MHz Amplitude: 0V to 3V

Rise & Fall Times: 5 ns ±2ns

3. i = bit number (i = 0, 1). j = word number (j = 0, 1, 2, 3).

INPUT/OUTPUT DEFINITIONS

- Data Inputs

Data entering these terminals are either compared with stored information at the cell(s) in the "associate" mode or stored in the cell(s) in the "write-in" mode.

A_j - Associate Controls
A logical "0" at this pin enables Data-Cell association to ... roystan ν at this pin enables Data-Cell association to result into a defined logical level at the Y_n lines (e.g. Y_n = "1" a Match, Y_n = "0" Mismatch). A logical "1" at this pin forces all Y_n to a "1".

Wi - Write Enable

A logical "O" at this control pin opens the gates of the selected word, allowing data-in to be stored. A logical "1" locks the gates such that data-in can no longer disturb the

cell(s).
"Associate" Output and Address Selection Control
During "Associate" mode these "bare collector" lines provide output results of match or mismatch between input and stored

data (logical "1" = Match, logical "0" = Mismatch).

In the read and write modes these terminals act as input controls and word-select lines Y lines (Y $_1$) associated with words desired to accept writing of data or read-out are to be kept in the logical "1" state and the remaining Y lines (Y $_k$) to be forced to a logical "0" state. (Note that A = 1 forces all $Y_n = 1$).

D_i - Data Output

These are "bare collector" output lines indicating the state of one or more selected cells. Cell-Selection is accomplished as defined under "Y_n" above.

GLOSSARY OF TERMS - SUBSCRIPTS

= Word number = 0, 1, 2 and 3

Bit number = 0 or 1

Input/Output number(s) associated with cell(s) upon which a "Write-in", "Read-out" or other function is being performed.

Input/Output number(s) other than "i" above.

M = Designation of Memory Cell (word) = eight identical cells in each package.

Examples

- 1. I for bit "1" equals I1.
- 2. $M_{nj} = M_{10} = word "1" bit "0".$
- 3. Y_i = 0, Y_k = 1: for i = words 1 and 3; then k = words 0 and 2: Y_{1.3} = 0 and Y_{0.2} = 1.

APPLICATION: LEARNING MEMORY


This system is a CAM array with peripheral IC circuitry designed to operate as a learning memory. It is organized in two sections of equal capacity, the total memory size (both sections) being 8 ten bit words. Either section can be selected through the section SELECT line, and the memory is easily expandable in the number of words and in word length.

By activating the COMPARE line, a new word is loaded into the buffer and is presented to the memory. Through the novel feature of data association, which is unique with CAM elements, the buffer's content is compared with the words stored in memory. If the input word, with which the memory was presented, is already contained in storage, no need for "learning" i.e. data acquisition, exists. This fact is indicated by a match from one of the Y_D lines ($Y_1 = 1$) and thus

no write command is initiated.

Before a WRITE operation is initiated, a location select has to be made such that the word to be written into the memory will go to the proper place. For this reason, a tag CAM is employed to keep track of memory locations, both empty and full. When a word is written into memory, a "1" is simultaneously written into the tag CAM. Thus, it is possible to keep track of the filled memory locations.

By monitoring the Y_n lines of the tag CAM, a convenient way of decoding an available address exists. Here exclusive OR circuitry is used which ensures that memory locations are filled successively when the need for "learning" exists. The quad latch is enabled before the write command is available to the CAM array. Thus the Y lines of unavailable memory locations are forced low ($Y_k = 0$).



64-BIT BIPOLAR HIGH SPEED WRITE-WHILE-READ RAM (32x2 RAM)

82S21

DESCRIPTION

The 82S21 is a TTL 64 bit Write-While-Read Random Access Memory organized in 32 words of 2 bits each. The 82S21 is ideally suited for high speed buffers and as the memory element in high speed accumulators.

Words are selected through a 5 input decoder when the Read-Write enable input, CE is at logic "1". $\overline{W_0}$ and $\overline{W_1}$ are the write inputs for bit 0 and bit 1 of the word selected. \overline{C} is the write control input. When $\overline{W_X}$ and \overline{C} are both at logic "0" data on the I_0 and I_1 data lines are written into the addressed word. The read function is enabled when either $\overline{W_X}$ or \overline{C} is at logic "1".

An internal latch is on the chip to provide the Write-While-Read capability. When the latch control line, \overline{L} , is logic "1" and data is being read from the 82S21, the latch is effectively bypassed. The data at the output will be that of the addressed word. When \overline{L} goes from a logic "1" to logic "0" the outputs are latched and will remain latched regardless of the state of any other address or control line. When \overline{L} goes from "0" to "1" the outputs unlatch and the outputs will be that of the present address word.

FEATURES

- BUFFERED ADDRESS LINES
- ON CHIP LATCHES
- ON CHIP DECODING
- BIT MASKING CONTROL LINES
- ENABLE CONTROL LINE
- OPEN COLLECTOR OUTPUTS WITH 40mA CAPABILITY
- PROTECTED INPUTS
- VERY HIGH SPEEDS (25ns TYP)


TRUTH TABLE

CE	c	$\overline{w_0}$	W ₁	ī	Mode	Outputs
X	Х	Х	X	0	Output Hold	Data from last addressed word when CE = "1"
0	Х	X	×	1	Read & Write Disabled	Disabled logic "1"
1	1	X	×	X	Read	Data stored in addressed word
1	0	1	1	Х	Read	Data stored in addressed word
1	0	0	0	0	Write Data	Data from last word address when L went from "1" to "0"
1	0	0	0	1	Write Data	Data being written into memory
1	0	0	1	x	Write Data into Bit 0 Only	If \overline{L} = 0: Data from last word address when L went from "1" to "0"
1	0	1	0	х	Write Data into Bit 1 Only	If $\overline{L} = 1$: Data being written into the selected bit location and stored in other addressed location

DIGITAL 8000 SERIES TTL/MEMORY

APPLICATIONS
SCRATCH PAD MEMORY
BUFFER MEMORY
ACCUMULATOR REGISTER
CONTROL STORE

LOGIC DIAGRAM



SIGNETICS 64-BIT HIGH SPEED WRITE-WHILE-READ ROM ■ 82S21

ELECTRICAL CHARACTERISTICS


 $0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 75^{\circ}\text{C}$; $4.75\text{V} \le \text{V}_{\text{CC}} \le 5.25$

		LIMITS					
CHARACTERISTICS	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTES	
"0" Output Voltage			.45	V	V _{out} = 40mA		
"1" Output Leakage Current			40	μΑ	V _{out} = 5.5V		
"0" Input Current (All Inputs)			-1.6	mA	$V_{in} = 0.45V$		
"1" Input Current (All Inputs)			25	μΑ	$V_{in} = 5.5V$		
Input "0" Threshold Voltage			0.85	V			
Input "1" Threshold Voltage	2.0			V			
Power Consumption			130/683	mA/mW			
Input Clamp Voltage	-1.2				I _{in} = -18mA		


SWITCHING CHARACTERISTICS $0 \le T_A \le 75^{\circ}\text{C}$, $4.75 \le V_{CC} \le 5.25\text{V}$

CHARACTERISTICS		LIMITS					
		MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS	NOTES
Read Access Time Address to Output	t ₁		25	50	ns		
Address Set-Up Time	t ₂	15	8		ns		
Data Set-Up Time	t ₃	20	15		ns		
Address Hold Time	t ₄	0			ns		
Control or Write Pulse Width	t ₅	20	15		ns		
Write Access Time	t ₆		20	25	ns		
Address to Latch Set-Up Time	t7		25	50	ns		
Latch Address to Address Hold Time	t ₈	10	7		ns		
Delatch Access Time	tg		15	25	ns		
Data Hold Time Earliest	t10	5	0		ns		


AC WAVEFORM




TEST LOAD



AC WAVEFORMS



TYPICAL APPLICATION



PASIC 8 BIT FULLY BUFFERED ACCUMULATOR

By use of the control lines S_0 and S_1 data is loaded into the "A" register through inputs D_X or from the outputs of the 74181's (E $_X$) to the 82533's and stored in the 82521's organized as a 32 x 8 RAM register. Data is loaded directly into the "B" register. With this arrangement, the function $A+B \rightarrow A$ (A plus B into A) can be performed in 70ns, typically, starting from data stored in the 82521's.

HIGH-SPEED MULTIPORT MEMORY (8x4 MULTIPORT RAM)

82S12 82S112

DIGITAL 8000 SERIES TTL/MEMORY

DESCRIPTION

The 82S12/112 is a Schottky TTL 32 bit multiport memory organized in 8 words of 4 bits each. The device is ideally suited for high speed accumulators and buffer memories.


Stored data is addressed through 2 independent sets of 3-input decoders, and read out when the corresponding output enable line is low. Two separate word locations can, therefore, be read at the same time by enabling both the A and B output drivers. In addition, data can be read and written at the same time by utilizing the "A" address to specify the location of the word to be written, and the "B" address to specify the word to be read.

The 82S12/112 can be used in larger memory arrays since it includes all the control logic required to disable the chip and the outputs are open-collector devices suitable for "Wire-ORing."

FEATURES

- LOW CURRENT INPUT BUFFERS (-25μA TYPICAL)
- SEPARATE INPUT DECODERS FOR EACH WORD
- SEPARATE OUTPUT ENABLE LINES FOR EACH WORD
- OPEN COLLECTOR (82S12) OR TRI-STATE (82S112) OUTPUTS
- 2 WRITE ENABLE LINES
- FAST ACCESS (20 ns TYPICAL)
- USEFUL 8 × 4 ORGANIZATION
- TTL COMPATIBLE
- NON INVERTING DATA LINES


BLOCK DIAGRAM



APPLICATIONS

SCRATCH PAD MEMORY BUFFER MEMORY ACCUMULATOR REGISTER GENERAL REGISTER

PIN CONFIGURATION




TRUTH TABLE

		Α	В		OUTPUTS		
R/W	R/W	OUTPUT	OUTPUT	MODE			
		ENABLE	ENABLE		Α	В	
0	×	1	1	Outputs Disabled Read	''1''	"1" Data	
0	×	o	1	Read	Data	"1"	
0	x	0	0	Read	Data	Data	
1	1	1	1	Read	"1"	"1"	
1	1	1	0	Read	"1"	Data	
1	1	0	1	Read	Data	"1"	
1	1	0	0	Read	Data	Data	
1	0	1	1	Write	"1"	"1"	
1	0	1	0	Write	"1"	Data "B" Address	
1	0	0	1	Write	Data Being Written	"1"	
1	0	0	0	Write	Data Being Written	Data "B" Address	

OBJECTIVE ELECTRICAL SPECIFICATIONS 0°C \leq T_{Δ} \leq 75°C; -4.75 V \leq V_{CC} \leq 5.25 V.

CHARACTERISTICS			LIMITS		TEST CONDITIONS	
		MIN. TYP.		MAX.		
Input "O" Current				-250	μΑ	V _{in} = 0.45 V
Input "1" Current	- 1			25	μА	V _{in} = 5.5 V
Input "0" Threshold Vol-	tage			0.85	v	
Input "1" Threshold Volt	age	2.0			l v [
Input Clamp Voltage		-1.2			l v	I _{in} = -18 mA
Output "0" Current		16			mA	V _{OUt} = 0.5 V
Output "0" Current	1	9.6				V _{out} = 0.45 V
Output "1" Voltage (825)	112)	2.6			Volts	I _{out} = -3.2 mA
Output Off Current (82S	12)			40	μА	V _{out} ≤ 5.5 V
Output Off Current (82\$)	112)	-40		+40	μА	0.45 ≤ V _{out} ≤ 5.5 V
Power Consumption	1		110/550	160/840	mA/mW	Outputs Enabled
Write Pulse Width	T ₁	30	15		ns	TA = 25°C Only
	T1	45				
Address Set Up Time	T ₂		10		ns	
Address Hold Time	Т3		0		ns	
Data Input Hold Time	T4		0		ns	
Write Access Time	T ₅		30		ns	
Data Input Set Up Time	Т6		5		ns	
Output Enable Time	Т7		10	20	ns	
Output Disable Time	Т8		10	20	ns	
Address Access Time	T ₉		20	30	ns	

TIMING DIAGRAM



NOTES

- *"B" Address functions identically in read mode. No write mode through B address decoder.
- **R/W input is either the reverse of R/W or held high.
- Ortputs can be disabled during write cycle to penetrate a known output state during write.

SIGNETICS SHIFT REGISTER SELECTION GUIDE

DYNAMIC SHIFT REGISTER RANGE

Part Number	Capacity	Output Structure	On Chip Re- Circulate	Package No. of Leads	TYP Speed	Number of Clocks	Clock TTL Compati- bility	Power Supplies
2504	1024 BITS	Bare Drain	NO	TA-8, V-8	10.0 MHz	TWO	NO	+5, -5
2512	1024 BITS	Bare Drain	YES	K-10	3.0 MHz	TWO	NO	+5, -5
2525	1024 BITS	Bare Drain	YES	V-8	5.0 MHz	TWO	NO	+5, -5
2503	Dual 512 BITS	Bare Drain	NO	TA-8, V-8	10.0 MHz	TWO	NO	+5, -5
2505	512 BITS	Bare Drain	YES	K-10	3.0 MHz	TWO	NO	+5, -5
2524	512 BITS	Bare Drain	YES	V-8 q	5.0 MHz	TWO	NO	+5, -5
2502	Quad 256 BITS	Bare Drain	NO	B-16	10.0 MHz	TWO	NO	+5, -5
2506	Dual 100 BITS	Bare Drain	NO	T-8, V-8	4.0 MHz	TWO	NO	+5, -5
2507	Dual 100 BITS	7.5K PD	NO	T-8, V-8	4.0 MHz	TWO	NO	+5, -5
2517	Dual 100 BITS	20K PD	NO	T-8, V-8	4.0 MHz	TWO	NO	+5, -5

STATIC SHIFT REGISTER RANGE

Part Number	Capacity	Output Structure	On Chip Re- Circulate	Package No. of Leads	TYP Speed	Number of Clocks	Clock TTL Compati- bility	Power Supplies
2533	1024 BITS	Push Pull	JUMPER	V-8	2.0 MHz	ONE	YES	+5, -12
2527	Dual 256 BITS	Push Pull	YES	V-8	3.0 MHz	ONE	YES	+5, -12
2528	Dual 250 BITS	Push Pull	YES	V-8	3.0 MHz	ONE	YES	+5, -12
2529	Dual 240 BITS	Push Pull	YES	V-8	3.0 MHz	ONE	YES	+5, -12
2511	Dual 200 BITS	Tri-state	YES	A-14, K-10	3.0 MHz	ONE	YES	+5, -5, -12
2522	Dual 132 BITS	Push Pull	YES	V-8	3.0 MHz	ONE	YES	+5, -12
2521	Dual 128 BITS	Push Pull	YES	V-8	3.0 MHz	ONE	YES	+5, -12
2510	Dual 100 BITS	Tri-state	YES	A-14, K-10	3.0 MHz	ONE	YES	+5, -5, -12
2532	Quad 80 BITS	Push Pull	YES	B-16	3.0 MHz	ONE	YES	+5, -12
2509	Dual 50 BITS	Tri-state	YES	A-14, K-10	3.0 MHz	ONE	YES	+5, -5, -12
2519	Hex 40 BITS	Bare Drain	YES	B-16	3.0 MHz	ONE	YES	+5, -12
2518	Hex 32 BITS	Bare Drain	YES	B-16	3.0 MHz	ONE	YES	+5, -12

SIGNETICS INTERNATIONAL CORPORATION

EUROPEAN HEADQUARTERS

Signetics International Corporation

Yeoman House 63 Croydon Road Penge London SE20 7TW England

Telephone: 01-659 2111

Telex 946619

SALES OFFICES

FRANCE

Signetics S A R L F92100 Boulogne 36 Rue de Silly Telephone: 604-8127

Telex: 26801 SCANDINAVIA

Signetics AB

Vretenvägen 2 17154 Solna Stockholm Telephone: (08) 29-31-00/29-95-95

Telex: 13155

UNITED KINGDOM

Signetics International Corporation

Yeoman House 63 Croydon Road Penge London SE20 7TW Telephone 01-659 2111 Telex 946619

WEST GERMANY

Signetics G m b H

D-4006 Dusseldorf-Erkrath Rathelbeckerweg 42 Telephone (0211) 244238 Telex 8588514

Signetics G m b H (German sales headquarters) D-8 München 19

Dantestrasse 29 Telephone: (089) 15-20-20/ 15-20-29

Signetics G m b H

D-7 Stuttgart 80 Ernsthaldenstrasse 17 Telephone (0711) 73-50-61 Telex 7255798

EUROPEAN MANUFACTURING PLANTS

GERMANY

Signetics G m b H

D-8860 Nordlingen Oettingerstrasse 6 Telephone (09081) 6001 Telex 51709

PORTUGAL

Electronica

Signetics de Portugal LDA Estrada de Santas Manteigadas Setubal Telephone 28001 Telex. 16250

UNITED KINGDOM

Signetics International Corporation Preston Road

Linlithgow West Lothian Scotland Telephone 050-684 3161 4511 Telex 72625

STOCKING DISTRIBUTORS

AUSTRIA

Ing. Ernst Steiner

A-1130 WIEN Geylinggasse 16 Telephone: (0222) 822674 Telex: 74013

BELGIUM/BELGIQUE

Ritro Electronics S.A 156 Mechelsesteenweg Chaussee de Maline 2000 Antwerpen Anvers Telephone: (31) 37-22-68 Telex: 33637

FINLAND

AB Kuno Kallman OY

Nuijamiestentie 5C 00400 Helsinki 40 Telephone: 575231/575362 Telex: 123162

FRANCE

18 Place de France 95200 Sarcelles Telephone, 990 56 23 Telex: none

FLIC

8-10 Avenue de Grand Sablon 38 La Tronche Telephone: 76 87-67-71 Telex: 32739

Fadico

13 Cours de Chazelles 56100 Lorient Telephone: (97) 21-42-96 Telex none

REA Distribution

57 Rue Henry Litolff 92270 Bois Colombes Telephone: 784 71 19 Telex: 63694

RTF

73 Avenue Charles de Gaulle 92200 Neuilly Sur Seine Telephone: 722-70-40 Telex: 65933

ITALY

Metroelettronica S A S

Viale Cirene 18 1-20135 Milano Telephone: 546-26-41 Telex: 33168

MESA S.P.A.

Via Canova 21 20145 Milano Telephone: 02-349 10 40 Telex: 32250

NETHERLANDS

Ritro Electronics B.V.

Postbus 123 Prins Hendrikweg 19 Barneveld Telephone. (03420) 5041 Telex 40553

NORWAY

A S Kjell Bakke

Kjellergt 11 Lillestrøm 2000 Telephone 71 18 '2 71-53 30 Telex 19407

SOUTH AFRICA

Allied Electric (Pty) Limited P.O. Box 6090

Dunswart Transvaal Telephone: Johannesburg 52-4341

Telex: 437823

SPAIN

Ataio Ingenieros S.A.

Enrique Larreta 10Y12 Madrid 16 Telephone: 215-3543/733-0562 Telex: 27249

Instrumentos Electronicos de Precision SA

Alcalde Sainz de Baranda, 33 Madrid 9 Telephone: 274 10 07 Telex: 22961

SWEDEN

AB Kuno Kallman

Folkungagatan 16-18 41102 Gothenburg Telephone: 80-30-20 Telex: 21072

AB Kuno Kaliman

Sibyllegatan 28 11443 Stockholm Telephone: (08) 67-17-11/

67-15-95 Telex: 17165

SWITZERLAND

Omni Ray AG

Dufourstrasse 56 8008 Zurich Telephone (01) 34-07-66 Telex: 53239

WEST GERMANY

Distron G m b H D-1 Berlin 33 Mecklenburgische Strasse 24b Telephone: (030) 82-33-064-5 Telex: 182758

EBV - Elektronik G m b H

D-4 Dusseldorf Oststrasse 129 Telephone. (0211) 84-84-6/7 Telex: 8587267

EBV - Elektronik G m b H

D-6 Frankfurt Myliusstrasse 54 Telephone (0611) 72-04-16-18 Telex: 413590

EBV - Elektronik G m b H

D-8 Munchen 90 Gabriel-Max-Strasse 72 Telephone (089) 64-40-55/58 Telex: 524535

EBV Elektronik G m b H

D-7 Stuttgart 1 Alexanderstrasse 63 Telephone (0711) 24 74-81 Telex: 722271

Mirotronic

2 Hamburg 20 Christian Foerster Strasse 7 Telephone 040 491 10 14 Telex 215427

Mutron Muller & Co KG D-28 Bremen 1

Bornstrasse 22 Telephone (0421) 31-04-85 Telex 245325

Electis Ruggaber KG

7250 Leonberg Hertichstrasse 41 Telephone 07152/7081 Telex 724192

UNITED KINGDOM

A M Lock & Co Limited

Neville Street Middleton Road Oldham Lancs **0L9 6LF**

Telephone: (061) 652 0434

Telex: 669971

Apex Components Limited

396 Bath Road Slough Bucks Telephone: Burnham (06286) 63741

Telex: 848519

Quarndon Electronics Limited

Slack Lane Derby Derbyshire DE3 3ED Telephone: (0332) 32651 Telex: 37163

SDS (Components) Limited

Hilsea Industrial Estate Portsmouth Hants P03 5JW Telephone: (0705) 65311 Telex: 86114

Semicomps Limited

5 Northfield Industrial Estate Beresford Avenue Wembley, Middlesex HA0 1SD Telephone: 01-903 3161 Telex: 935243

Semicomps Northern Limited

East Bowmont Street Kelso Roxburghshire Scotland Telephone: Kelso 2366 Telex: 72692

Semicomps Limited

North Midlands Division Ingrow Lane Keighley West Yorkshire BD21 5HR Telephone: (05352) 65191 Telex: 517343

STOCKING REPRESENTATIVES

FINI AND

AB Kuno Källman OY Nuijamiestentie 5C 00400 Helsinki 40 Telephone: 575231/575362 Telex: 123162

SWEDEN

AB Kuno Källman

Folkungagatan 16-18 41102 Gothenburg Telephone: 80-30-20 Telex: 21072

AB Kuno Källman Sibyllegatan 28 11443 Stockholm Telephone: (08) 67-17-11/

67-15-95

Telex: 17165

SWITZERLAND

Omni Ray AG Dufourstrasse 56 8008 Zurich Telephone: (01) 34-07-66

Telex: 53239